* ChangeLog tweak
[deliverable/binutils-gdb.git] / include / elf / m32r.h
CommitLineData
a5fdb816 1/* M32R ELF support for BFD.
86b9b00b 2 Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
a5fdb816
NC
3
4This file is part of BFD, the Binary File Descriptor library.
5
6This program is free software; you can redistribute it and/or modify
7it under the terms of the GNU General Public License as published by
8the Free Software Foundation; either version 2 of the License, or
9(at your option) any later version.
10
11This program is distributed in the hope that it will be useful,
12but WITHOUT ANY WARRANTY; without even the implied warranty of
13MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14GNU General Public License for more details.
15
16You should have received a copy of the GNU General Public License
17along with this program; if not, write to the Free Software Foundation, Inc.,
1859 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
19
20#ifndef _ELF_M32R_H
21#define _ELF_M32R_H
22
86b9b00b
UD
23/* Unless otherwise told we define an enum with the relocation entries. */
24#ifndef START_RELOC_NUMBERS
25# define START_RELOC_NUMBERS(name) enum name {
26# define RELOC_NUMBER(name, number) name = number ,
27# define END_RELOC_NUMBERS };
28#endif
29
30/* Relocations. */
31START_RELOC_NUMBERS (elf_m32r_reloc_type)
32 RELOC_NUMBER (R_M32R_NONE, 0)
33 RELOC_NUMBER (R_M32R_16, 1)
34 RELOC_NUMBER (R_M32R_32, 2)
35 RELOC_NUMBER (R_M32R_24, 3)
36 RELOC_NUMBER (R_M32R_10_PCREL, 4)
37 RELOC_NUMBER (R_M32R_18_PCREL, 5)
38 RELOC_NUMBER (R_M32R_26_PCREL, 6)
39 RELOC_NUMBER (R_M32R_HI16_ULO, 7)
40 RELOC_NUMBER (R_M32R_HI16_SLO, 8)
41 RELOC_NUMBER (R_M32R_LO16, 9)
42 RELOC_NUMBER (R_M32R_SDA16, 10)
43 RELOC_NUMBER (R_M32R_max, 11)
44END_RELOC_NUMBERS
a5fdb816
NC
45
46/* Processor specific section indices. These sections do not actually
47 exist. Symbols with a st_shndx field corresponding to one of these
48 values have a special meaning. */
49
50/* Small common symbol. */
51#define SHN_M32R_SCOMMON 0xff00
52
53/* Processor specific section flags. */
54
55/* This section contains sufficient relocs to be relaxed.
56 When relaxing, even relocs of branch instructions the assembler could
57 complete must be present because relaxing may cause the branch target to
58 move. */
59#define SHF_M32R_CAN_RELAX 0x10000000
60
61/* Processor specific flags for the ELF header e_flags field. */
62
86b9b00b 63/* Two bit m32r architecture field. */
a5fdb816
NC
64#define EF_M32R_ARCH 0x30000000
65
66/* m32r code. */
67#define E_M32R_ARCH 0x00000000
86b9b00b 68/* start-sanitize-m32rx */
a5fdb816
NC
69/* m32rx code. */
70#define E_M32RX_ARCH 0x10000000
86b9b00b 71/* end-sanitize-m32rx */
a5fdb816
NC
72
73#endif
This page took 0.056803 seconds and 4 git commands to generate.