Commit | Line | Data |
---|---|---|
10e5247f KA |
1 | /* |
2 | * Copyright (c) 2006, Intel Corporation. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License along with | |
14 | * this program; if not, write to the Free Software Foundation, Inc., 59 Temple | |
15 | * Place - Suite 330, Boston, MA 02111-1307 USA. | |
16 | * | |
17 | * Copyright (C) Ashok Raj <ashok.raj@intel.com> | |
18 | * Copyright (C) Shaohua Li <shaohua.li@intel.com> | |
19 | */ | |
20 | ||
21 | #ifndef __DMAR_H__ | |
22 | #define __DMAR_H__ | |
23 | ||
24 | #include <linux/acpi.h> | |
25 | #include <linux/types.h> | |
ba395927 | 26 | #include <linux/msi.h> |
1531a6a6 | 27 | #include <linux/irqreturn.h> |
10e5247f | 28 | |
6eea69dd AM |
29 | struct acpi_dmar_header; |
30 | ||
41750d31 SS |
31 | /* DMAR Flags */ |
32 | #define DMAR_INTR_REMAP 0x1 | |
33 | #define DMAR_X2APIC_OPT_OUT 0x2 | |
34 | ||
ba395927 | 35 | struct intel_iommu; |
694835dc | 36 | |
d3f13810 | 37 | #ifdef CONFIG_DMAR_TABLE |
41750d31 | 38 | extern struct acpi_table_header *dmar_tbl; |
2ae21010 SS |
39 | struct dmar_drhd_unit { |
40 | struct list_head list; /* list of drhd units */ | |
41 | struct acpi_dmar_header *hdr; /* ACPI header */ | |
42 | u64 reg_base_addr; /* register base address*/ | |
43 | struct pci_dev **devices; /* target device array */ | |
44 | int devices_cnt; /* target device count */ | |
276dbf99 | 45 | u16 segment; /* PCI domain */ |
2ae21010 SS |
46 | u8 ignored:1; /* ignore drhd */ |
47 | u8 include_all:1; | |
48 | struct intel_iommu *iommu; | |
49 | }; | |
50 | ||
51 | extern struct list_head dmar_drhd_units; | |
52 | ||
53 | #define for_each_drhd_unit(drhd) \ | |
54 | list_for_each_entry(drhd, &dmar_drhd_units, list) | |
55 | ||
8f912ba4 DW |
56 | #define for_each_active_iommu(i, drhd) \ |
57 | list_for_each_entry(drhd, &dmar_drhd_units, list) \ | |
58 | if (i=drhd->iommu, drhd->ignored) {} else | |
59 | ||
60 | #define for_each_iommu(i, drhd) \ | |
61 | list_for_each_entry(drhd, &dmar_drhd_units, list) \ | |
62 | if (i=drhd->iommu, 0) {} else | |
63 | ||
2ae21010 | 64 | extern int dmar_table_init(void); |
2ae21010 | 65 | extern int dmar_dev_scope_init(void); |
ada4d4b2 JL |
66 | extern int dmar_parse_dev_scope(void *start, void *end, int *cnt, |
67 | struct pci_dev ***devices, u16 segment); | |
68 | extern void dmar_free_dev_scope(struct pci_dev ***devices, int *cnt); | |
2ae21010 SS |
69 | |
70 | /* Intel IOMMU detection */ | |
480125ba | 71 | extern int detect_intel_iommu(void); |
9d783ba0 | 72 | extern int enable_drhd_fault_handling(void); |
2ae21010 | 73 | #else |
480125ba | 74 | static inline int detect_intel_iommu(void) |
2ae21010 | 75 | { |
480125ba | 76 | return -ENODEV; |
2ae21010 SS |
77 | } |
78 | ||
79 | static inline int dmar_table_init(void) | |
80 | { | |
81 | return -ENODEV; | |
82 | } | |
29b61be6 SS |
83 | static inline int enable_drhd_fault_handling(void) |
84 | { | |
85 | return -1; | |
86 | } | |
d3f13810 | 87 | #endif /* !CONFIG_DMAR_TABLE */ |
2ae21010 | 88 | |
2ae21010 SS |
89 | struct irte { |
90 | union { | |
91 | struct { | |
92 | __u64 present : 1, | |
93 | fpd : 1, | |
94 | dst_mode : 1, | |
95 | redir_hint : 1, | |
96 | trigger_mode : 1, | |
97 | dlvry_mode : 3, | |
98 | avail : 4, | |
99 | __reserved_1 : 4, | |
100 | vector : 8, | |
101 | __reserved_2 : 8, | |
102 | dest_id : 32; | |
103 | }; | |
104 | __u64 low; | |
105 | }; | |
106 | ||
107 | union { | |
108 | struct { | |
109 | __u64 sid : 16, | |
110 | sq : 2, | |
111 | svt : 2, | |
112 | __reserved_3 : 44; | |
113 | }; | |
114 | __u64 high; | |
115 | }; | |
116 | }; | |
423f0859 | 117 | |
41750d31 SS |
118 | enum { |
119 | IRQ_REMAP_XAPIC_MODE, | |
120 | IRQ_REMAP_X2APIC_MODE, | |
121 | }; | |
122 | ||
3460a6d9 KA |
123 | /* Can't use the common MSI interrupt functions |
124 | * since DMAR is not a pci device | |
125 | */ | |
5c2837fb TG |
126 | struct irq_data; |
127 | extern void dmar_msi_unmask(struct irq_data *data); | |
128 | extern void dmar_msi_mask(struct irq_data *data); | |
3460a6d9 KA |
129 | extern void dmar_msi_read(int irq, struct msi_msg *msg); |
130 | extern void dmar_msi_write(int irq, struct msi_msg *msg); | |
131 | extern int dmar_set_interrupt(struct intel_iommu *iommu); | |
1531a6a6 | 132 | extern irqreturn_t dmar_fault(int irq, void *dev_id); |
3460a6d9 KA |
133 | extern int arch_setup_dmar_msi(unsigned int irq); |
134 | ||
d3f13810 | 135 | #ifdef CONFIG_INTEL_IOMMU |
2ae21010 | 136 | extern int iommu_detected, no_iommu; |
10e5247f | 137 | extern struct list_head dmar_rmrr_units; |
10e5247f KA |
138 | struct dmar_rmrr_unit { |
139 | struct list_head list; /* list of rmrr units */ | |
1886e8a9 | 140 | struct acpi_dmar_header *hdr; /* ACPI header */ |
10e5247f KA |
141 | u64 base_address; /* reserved base address*/ |
142 | u64 end_address; /* reserved end address */ | |
143 | struct pci_dev **devices; /* target devices */ | |
144 | int devices_cnt; /* target device count */ | |
145 | }; | |
146 | ||
ba395927 KA |
147 | #define for_each_rmrr_units(rmrr) \ |
148 | list_for_each_entry(rmrr, &dmar_rmrr_units, list) | |
aa5d2b51 YZ |
149 | |
150 | struct dmar_atsr_unit { | |
151 | struct list_head list; /* list of ATSR units */ | |
152 | struct acpi_dmar_header *hdr; /* ACPI header */ | |
153 | struct pci_dev **devices; /* target devices */ | |
154 | int devices_cnt; /* target device count */ | |
155 | u8 include_all:1; /* include all ports */ | |
156 | }; | |
157 | ||
318fe7df SS |
158 | int dmar_parse_rmrr_atsr_dev(void); |
159 | extern int dmar_parse_one_rmrr(struct acpi_dmar_header *header); | |
160 | extern int dmar_parse_one_atsr(struct acpi_dmar_header *header); | |
2ae21010 | 161 | extern int intel_iommu_init(void); |
d3f13810 | 162 | #else /* !CONFIG_INTEL_IOMMU: */ |
9d5ce73a | 163 | static inline int intel_iommu_init(void) { return -ENODEV; } |
318fe7df SS |
164 | static inline int dmar_parse_one_rmrr(struct acpi_dmar_header *header) |
165 | { | |
166 | return 0; | |
167 | } | |
168 | static inline int dmar_parse_one_atsr(struct acpi_dmar_header *header) | |
169 | { | |
170 | return 0; | |
171 | } | |
172 | static inline int dmar_parse_rmrr_atsr_dev(void) | |
173 | { | |
174 | return 0; | |
175 | } | |
d3f13810 | 176 | #endif /* CONFIG_INTEL_IOMMU */ |
9d5ce73a | 177 | |
10e5247f | 178 | #endif /* __DMAR_H__ */ |