genirq: Move IRQ_REPLAY and IRQ_WAITING to core
[deliverable/linux.git] / include / linux / irq.h
CommitLineData
06fcb0c6
IM
1#ifndef _LINUX_IRQ_H
2#define _LINUX_IRQ_H
1da177e4
LT
3
4/*
5 * Please do not include this file in generic code. There is currently
6 * no requirement for any architecture to implement anything held
7 * within this file.
8 *
9 * Thanks. --rmk
10 */
11
23f9b317 12#include <linux/smp.h>
1da177e4 13
06fcb0c6 14#ifndef CONFIG_S390
1da177e4
LT
15
16#include <linux/linkage.h>
17#include <linux/cache.h>
18#include <linux/spinlock.h>
19#include <linux/cpumask.h>
503e5763 20#include <linux/gfp.h>
908dcecd 21#include <linux/irqreturn.h>
dd3a1db9 22#include <linux/irqnr.h>
77904fd6 23#include <linux/errno.h>
503e5763 24#include <linux/topology.h>
3aa551c9 25#include <linux/wait.h>
1da177e4
LT
26
27#include <asm/irq.h>
28#include <asm/ptrace.h>
7d12e780 29#include <asm/irq_regs.h>
1da177e4 30
57a58a94 31struct irq_desc;
ec701584 32typedef void (*irq_flow_handler_t)(unsigned int irq,
7d12e780 33 struct irq_desc *desc);
57a58a94
DH
34
35
1da177e4
LT
36/*
37 * IRQ line status.
6e213616 38 *
950f4427 39 * Bits 0-7 are reserved for the IRQF_* bits in linux/interrupt.h
6e213616
TG
40 *
41 * IRQ types
1da177e4 42 */
6e213616
TG
43#define IRQ_TYPE_NONE 0x00000000 /* Default, unspecified type */
44#define IRQ_TYPE_EDGE_RISING 0x00000001 /* Edge rising type */
45#define IRQ_TYPE_EDGE_FALLING 0x00000002 /* Edge falling type */
46#define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
47#define IRQ_TYPE_LEVEL_HIGH 0x00000004 /* Level high type */
48#define IRQ_TYPE_LEVEL_LOW 0x00000008 /* Level low type */
49#define IRQ_TYPE_SENSE_MASK 0x0000000f /* Mask of the above */
50#define IRQ_TYPE_PROBE 0x00000010 /* Probing in progress */
51
52/* Internal flags */
009b4c3b
TG
53
54#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
55#define IRQ_INPROGRESS 0x00000100 /* DEPRECATED */
163ef309
TG
56#define IRQ_REPLAY 0x00000200 /* DEPRECATED */
57#define IRQ_WAITING 0x00000400 /* DEPRECATED */
009b4c3b
TG
58#endif
59
163ef309
TG
60#define IRQ_DISABLED 0x00000800 /* IRQ disabled - do not enter! */
61#define IRQ_PENDING 0x00001000 /* IRQ pending - replay on enable */
62
950f4427
TG
63#define IRQ_LEVEL 0x00004000 /* IRQ level triggered */
64#define IRQ_MASKED 0x00008000 /* IRQ masked - shouldn't be seen again */
65#define IRQ_PER_CPU 0x00010000 /* IRQ is per CPU */
66#define IRQ_NOPROBE 0x00020000 /* IRQ is not valid for probing */
67#define IRQ_NOREQUEST 0x00040000 /* IRQ cannot be requested */
68#define IRQ_NOAUTOEN 0x00080000 /* IRQ will not be enabled on request irq */
d7e25f33
IM
69#define IRQ_WAKEUP 0x00100000 /* IRQ triggers system wakeup */
70#define IRQ_MOVE_PENDING 0x00200000 /* need to re-target IRQ destination */
71#define IRQ_NO_BALANCING 0x00400000 /* IRQ is excluded from balancing */
f6d87f4b
TG
72#define IRQ_MOVE_PCNTXT 0x01000000 /* IRQ migration from process context */
73#define IRQ_AFFINITY_SET 0x02000000 /* IRQ affinity was set from userspace*/
0a0c5168 74#define IRQ_SUSPENDED 0x04000000 /* IRQ has gone through suspend sequence */
399b5da2 75#define IRQ_NESTED_THREAD 0x10000000 /* IRQ is nested into another, no own handler thread */
950f4427 76
44247184
TG
77#define IRQF_MODIFY_MASK \
78 (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \
872434d6 79 IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \
6f91a52d 80 IRQ_PER_CPU | IRQ_NESTED_THREAD)
44247184 81
0d7012a9 82#ifdef CONFIG_IRQ_PER_CPU
f26fdd59 83# define CHECK_IRQ_PER_CPU(var) ((var) & IRQ_PER_CPU)
950f4427 84# define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING)
f26fdd59
KW
85#else
86# define CHECK_IRQ_PER_CPU(var) 0
950f4427 87# define IRQ_NO_BALANCING_MASK IRQ_NO_BALANCING
f26fdd59 88#endif
1da177e4 89
3b8249e7
TG
90/*
91 * Return value for chip->irq_set_affinity()
92 *
93 * IRQ_SET_MASK_OK - OK, core updates irq_data.affinity
94 * IRQ_SET_MASK_NOCPY - OK, chip did update irq_data.affinity
95 */
96enum {
97 IRQ_SET_MASK_OK = 0,
98 IRQ_SET_MASK_OK_NOCOPY,
99};
100
5b912c10 101struct msi_desc;
6a6de9ef 102
ff7dcd44
TG
103/**
104 * struct irq_data - per irq and irq chip data passed down to chip functions
105 * @irq: interrupt number
106 * @node: node index useful for balancing
107 * @chip: low level interrupt hardware access
108 * @handler_data: per-IRQ data for the irq_chip methods
109 * @chip_data: platform-specific per-chip private data for the chip
110 * methods, to allow shared chip implementations
111 * @msi_desc: MSI descriptor
112 * @affinity: IRQ affinity on SMP
ff7dcd44
TG
113 *
114 * The fields here need to overlay the ones in irq_desc until we
115 * cleaned up the direct references and switched everything over to
116 * irq_data.
117 */
118struct irq_data {
119 unsigned int irq;
120 unsigned int node;
121 struct irq_chip *chip;
122 void *handler_data;
123 void *chip_data;
124 struct msi_desc *msi_desc;
125#ifdef CONFIG_SMP
126 cpumask_var_t affinity;
127#endif
ff7dcd44
TG
128};
129
8fee5c36 130/**
6a6de9ef 131 * struct irq_chip - hardware interrupt chip descriptor
8fee5c36
IM
132 *
133 * @name: name for /proc/interrupts
f8822657
TG
134 * @startup: deprecated, replaced by irq_startup
135 * @shutdown: deprecated, replaced by irq_shutdown
136 * @enable: deprecated, replaced by irq_enable
137 * @disable: deprecated, replaced by irq_disable
138 * @ack: deprecated, replaced by irq_ack
139 * @mask: deprecated, replaced by irq_mask
140 * @mask_ack: deprecated, replaced by irq_mask_ack
141 * @unmask: deprecated, replaced by irq_unmask
142 * @eoi: deprecated, replaced by irq_eoi
143 * @end: deprecated, will go away with __do_IRQ()
144 * @set_affinity: deprecated, replaced by irq_set_affinity
145 * @retrigger: deprecated, replaced by irq_retrigger
146 * @set_type: deprecated, replaced by irq_set_type
147 * @set_wake: deprecated, replaced by irq_wake
148 * @bus_lock: deprecated, replaced by irq_bus_lock
149 * @bus_sync_unlock: deprecated, replaced by irq_bus_sync_unlock
8fee5c36 150 *
f8822657
TG
151 * @irq_startup: start up the interrupt (defaults to ->enable if NULL)
152 * @irq_shutdown: shut down the interrupt (defaults to ->disable if NULL)
153 * @irq_enable: enable the interrupt (defaults to chip->unmask if NULL)
154 * @irq_disable: disable the interrupt
155 * @irq_ack: start of a new interrupt
156 * @irq_mask: mask an interrupt source
157 * @irq_mask_ack: ack and mask an interrupt source
158 * @irq_unmask: unmask an interrupt source
159 * @irq_eoi: end of interrupt
160 * @irq_set_affinity: set the CPU affinity on SMP machines
161 * @irq_retrigger: resend an IRQ to the CPU
162 * @irq_set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ
163 * @irq_set_wake: enable/disable power-management wake-on of an IRQ
164 * @irq_bus_lock: function to lock access to slow bus (i2c) chips
165 * @irq_bus_sync_unlock:function to sync and unlock slow bus (i2c) chips
70aedd24 166 *
8fee5c36 167 * @release: release function solely used by UML
1da177e4 168 */
6a6de9ef
TG
169struct irq_chip {
170 const char *name;
bd151412 171#ifndef CONFIG_GENERIC_HARDIRQS_NO_DEPRECATED
71d218b7
IM
172 unsigned int (*startup)(unsigned int irq);
173 void (*shutdown)(unsigned int irq);
174 void (*enable)(unsigned int irq);
175 void (*disable)(unsigned int irq);
6a6de9ef 176
71d218b7 177 void (*ack)(unsigned int irq);
6a6de9ef
TG
178 void (*mask)(unsigned int irq);
179 void (*mask_ack)(unsigned int irq);
180 void (*unmask)(unsigned int irq);
47c2a3aa 181 void (*eoi)(unsigned int irq);
6a6de9ef 182
71d218b7 183 void (*end)(unsigned int irq);
d5dedd45 184 int (*set_affinity)(unsigned int irq,
0de26520 185 const struct cpumask *dest);
c0ad90a3 186 int (*retrigger)(unsigned int irq);
6a6de9ef
TG
187 int (*set_type)(unsigned int irq, unsigned int flow_type);
188 int (*set_wake)(unsigned int irq, unsigned int on);
c0ad90a3 189
70aedd24
TG
190 void (*bus_lock)(unsigned int irq);
191 void (*bus_sync_unlock)(unsigned int irq);
bd151412 192#endif
f8822657
TG
193 unsigned int (*irq_startup)(struct irq_data *data);
194 void (*irq_shutdown)(struct irq_data *data);
195 void (*irq_enable)(struct irq_data *data);
196 void (*irq_disable)(struct irq_data *data);
197
198 void (*irq_ack)(struct irq_data *data);
199 void (*irq_mask)(struct irq_data *data);
200 void (*irq_mask_ack)(struct irq_data *data);
201 void (*irq_unmask)(struct irq_data *data);
202 void (*irq_eoi)(struct irq_data *data);
203
204 int (*irq_set_affinity)(struct irq_data *data, const struct cpumask *dest, bool force);
205 int (*irq_retrigger)(struct irq_data *data);
206 int (*irq_set_type)(struct irq_data *data, unsigned int flow_type);
207 int (*irq_set_wake)(struct irq_data *data, unsigned int on);
208
209 void (*irq_bus_lock)(struct irq_data *data);
210 void (*irq_bus_sync_unlock)(struct irq_data *data);
211
b77d6adc
PBG
212 /* Currently used only by UML, might disappear one day.*/
213#ifdef CONFIG_IRQ_RELEASE_METHOD
71d218b7 214 void (*release)(unsigned int irq, void *dev_id);
b77d6adc 215#endif
1da177e4
LT
216};
217
e144710b
TG
218/* This include will go away once we isolated irq_desc usage to core code */
219#include <linux/irqdesc.h>
0b8f1efa 220
34ffdb72
IM
221/*
222 * Pick up the arch-dependent methods:
223 */
224#include <asm/hw_irq.h>
1da177e4 225
b683de2b
TG
226#ifndef NR_IRQS_LEGACY
227# define NR_IRQS_LEGACY 0
228#endif
229
1318a481
TG
230#ifndef ARCH_IRQ_INIT_FLAGS
231# define ARCH_IRQ_INIT_FLAGS 0
232#endif
233
234#define IRQ_DEFAULT_INIT_FLAGS (IRQ_DISABLED | ARCH_IRQ_INIT_FLAGS)
235
e144710b 236struct irqaction;
06fcb0c6 237extern int setup_irq(unsigned int irq, struct irqaction *new);
cbf94f06 238extern void remove_irq(unsigned int irq, struct irqaction *act);
1da177e4
LT
239
240#ifdef CONFIG_GENERIC_HARDIRQS
06fcb0c6 241
3a3856d0 242#if defined(CONFIG_SMP) && defined(CONFIG_GENERIC_PENDING_IRQ)
c777ac55 243void move_native_irq(int irq);
e7b946e9 244void move_masked_irq(int irq);
e144710b
TG
245#else
246static inline void move_native_irq(int irq) { }
247static inline void move_masked_irq(int irq) { }
248#endif
54d5d424 249
1da177e4 250extern int no_irq_affinity;
1da177e4 251
6a6de9ef 252/* Handle irq action chains: */
bedd30d9 253extern irqreturn_t handle_IRQ_event(unsigned int irq, struct irqaction *action);
6a6de9ef
TG
254
255/*
256 * Built-in IRQ handlers for various IRQ types,
bebd04cc 257 * callable via desc->handle_irq()
6a6de9ef 258 */
ec701584
HH
259extern void handle_level_irq(unsigned int irq, struct irq_desc *desc);
260extern void handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc);
261extern void handle_edge_irq(unsigned int irq, struct irq_desc *desc);
262extern void handle_simple_irq(unsigned int irq, struct irq_desc *desc);
263extern void handle_percpu_irq(unsigned int irq, struct irq_desc *desc);
264extern void handle_bad_irq(unsigned int irq, struct irq_desc *desc);
31b47cf7 265extern void handle_nested_irq(unsigned int irq);
6a6de9ef 266
6a6de9ef 267/* Handling of unhandled and spurious interrupts: */
34ffdb72 268extern void note_interrupt(unsigned int irq, struct irq_desc *desc,
bedd30d9 269 irqreturn_t action_ret);
1da177e4 270
a4633adc 271
6a6de9ef
TG
272/* Enable/disable irq debugging output: */
273extern int noirqdebug_setup(char *str);
274
275/* Checks whether the interrupt can be requested by request_irq(): */
276extern int can_request_irq(unsigned int irq, unsigned long irqflags);
277
f8b5473f 278/* Dummy irq-chip implementations: */
6a6de9ef 279extern struct irq_chip no_irq_chip;
f8b5473f 280extern struct irq_chip dummy_irq_chip;
6a6de9ef 281
145fc655
IM
282extern void
283set_irq_chip_and_handler(unsigned int irq, struct irq_chip *chip,
284 irq_flow_handler_t handle);
6a6de9ef 285extern void
a460e745
IM
286set_irq_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
287 irq_flow_handler_t handle, const char *name);
288
6a6de9ef 289extern void
a460e745
IM
290__set_irq_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
291 const char *name);
1da177e4 292
6a6de9ef
TG
293/*
294 * Set a highlevel flow handler for a given IRQ:
295 */
296static inline void
57a58a94 297set_irq_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 298{
a460e745 299 __set_irq_handler(irq, handle, 0, NULL);
6a6de9ef
TG
300}
301
302/*
303 * Set a highlevel chained flow handler for a given IRQ.
304 * (a chained handler is automatically enabled and set to
305 * IRQ_NOREQUEST and IRQ_NOPROBE)
306 */
307static inline void
a0cd9ca2 308set_irq_chained_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 309{
a460e745 310 __set_irq_handler(irq, handle, 1, NULL);
6a6de9ef
TG
311}
312
44247184
TG
313void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set);
314
315static inline void irq_set_status_flags(unsigned int irq, unsigned long set)
316{
317 irq_modify_status(irq, 0, set);
318}
319
320static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr)
321{
322 irq_modify_status(irq, clr, 0);
323}
324
a0cd9ca2 325static inline void irq_set_noprobe(unsigned int irq)
44247184
TG
326{
327 irq_modify_status(irq, 0, IRQ_NOPROBE);
328}
329
a0cd9ca2 330static inline void irq_set_probe(unsigned int irq)
44247184
TG
331{
332 irq_modify_status(irq, IRQ_NOPROBE, 0);
333}
46f4f8f6 334
6f91a52d
TG
335static inline void irq_set_nested_thread(unsigned int irq, bool nest)
336{
337 if (nest)
338 irq_set_status_flags(irq, IRQ_NESTED_THREAD);
339 else
340 irq_clear_status_flags(irq, IRQ_NESTED_THREAD);
341}
342
3a16d713 343/* Handle dynamic irq creation and destruction */
d047f53a 344extern unsigned int create_irq_nr(unsigned int irq_want, int node);
3a16d713
EB
345extern int create_irq(void);
346extern void destroy_irq(unsigned int irq);
347
b7b29338
TG
348/*
349 * Dynamic irq helper functions. Obsolete. Use irq_alloc_desc* and
350 * irq_free_desc instead.
351 */
3a16d713 352extern void dynamic_irq_cleanup(unsigned int irq);
b7b29338
TG
353static inline void dynamic_irq_init(unsigned int irq)
354{
355 dynamic_irq_cleanup(irq);
356}
dd87eb3a 357
3a16d713 358/* Set/get chip/data for an IRQ: */
a0cd9ca2
TG
359extern int irq_set_chip(unsigned int irq, struct irq_chip *chip);
360extern int irq_set_handler_data(unsigned int irq, void *data);
361extern int irq_set_chip_data(unsigned int irq, void *data);
362extern int irq_set_irq_type(unsigned int irq, unsigned int type);
363extern int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry);
f303a6dd 364extern struct irq_data *irq_get_irq_data(unsigned int irq);
dd87eb3a 365
a0cd9ca2 366static inline struct irq_chip *irq_get_chip(unsigned int irq)
f303a6dd
TG
367{
368 struct irq_data *d = irq_get_irq_data(irq);
369 return d ? d->chip : NULL;
370}
371
372static inline struct irq_chip *irq_data_get_irq_chip(struct irq_data *d)
373{
374 return d->chip;
375}
376
a0cd9ca2 377static inline void *irq_get_chip_data(unsigned int irq)
f303a6dd
TG
378{
379 struct irq_data *d = irq_get_irq_data(irq);
380 return d ? d->chip_data : NULL;
381}
382
383static inline void *irq_data_get_irq_chip_data(struct irq_data *d)
384{
385 return d->chip_data;
386}
387
a0cd9ca2 388static inline void *irq_get_handler_data(unsigned int irq)
f303a6dd
TG
389{
390 struct irq_data *d = irq_get_irq_data(irq);
391 return d ? d->handler_data : NULL;
392}
393
a0cd9ca2 394static inline void *irq_data_get_irq_handler_data(struct irq_data *d)
f303a6dd
TG
395{
396 return d->handler_data;
397}
398
a0cd9ca2 399static inline struct msi_desc *irq_get_msi_desc(unsigned int irq)
f303a6dd
TG
400{
401 struct irq_data *d = irq_get_irq_data(irq);
402 return d ? d->msi_desc : NULL;
403}
404
405static inline struct msi_desc *irq_data_get_msi(struct irq_data *d)
406{
407 return d->msi_desc;
408}
409
a0cd9ca2
TG
410#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
411/* Please do not use: Use the replacement functions instead */
412static inline int set_irq_chip(unsigned int irq, struct irq_chip *chip)
413{
414 return irq_set_chip(irq, chip);
415}
416static inline int set_irq_data(unsigned int irq, void *data)
417{
418 return irq_set_handler_data(irq, data);
419}
420static inline int set_irq_chip_data(unsigned int irq, void *data)
421{
422 return irq_set_chip_data(irq, data);
423}
424static inline int set_irq_type(unsigned int irq, unsigned int type)
425{
426 return irq_set_irq_type(irq, type);
427}
428static inline int set_irq_msi(unsigned int irq, struct msi_desc *entry)
429{
430 return irq_set_msi_desc(irq, entry);
431}
432static inline struct irq_chip *get_irq_chip(unsigned int irq)
433{
434 return irq_get_chip(irq);
435}
436static inline void *get_irq_chip_data(unsigned int irq)
437{
438 return irq_get_chip_data(irq);
439}
440static inline void *get_irq_data(unsigned int irq)
441{
442 return irq_get_handler_data(irq);
443}
444static inline void *irq_data_get_irq_data(struct irq_data *d)
445{
446 return irq_data_get_irq_handler_data(d);
447}
448static inline struct msi_desc *get_irq_msi(unsigned int irq)
449{
450 return irq_get_msi_desc(irq);
451}
452static inline void set_irq_noprobe(unsigned int irq)
453{
454 irq_set_noprobe(irq);
455}
456static inline void set_irq_probe(unsigned int irq)
457{
458 irq_set_probe(irq);
459}
6f91a52d
TG
460static inline void set_irq_nested_thread(unsigned int irq, int nest)
461{
462 irq_set_nested_thread(irq, nest);
463}
a0cd9ca2
TG
464#endif
465
1f5a5b87
TG
466int irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node);
467void irq_free_descs(unsigned int irq, unsigned int cnt);
06f6c339 468int irq_reserve_irqs(unsigned int from, unsigned int cnt);
1f5a5b87
TG
469
470static inline int irq_alloc_desc(int node)
471{
472 return irq_alloc_descs(-1, 0, 1, node);
473}
474
475static inline int irq_alloc_desc_at(unsigned int at, int node)
476{
477 return irq_alloc_descs(at, at, 1, node);
478}
479
480static inline int irq_alloc_desc_from(unsigned int from, int node)
481{
482 return irq_alloc_descs(-1, from, 1, node);
483}
484
485static inline void irq_free_desc(unsigned int irq)
486{
487 irq_free_descs(irq, 1);
488}
489
639bd12f
PM
490static inline int irq_reserve_irq(unsigned int irq)
491{
492 return irq_reserve_irqs(irq, 1);
493}
494
6a6de9ef 495#endif /* CONFIG_GENERIC_HARDIRQS */
1da177e4 496
06fcb0c6 497#endif /* !CONFIG_S390 */
1da177e4 498
06fcb0c6 499#endif /* _LINUX_IRQ_H */
This page took 1.230617 seconds and 5 git commands to generate.