genirq: Provide setter inline for IRQD_IRQ_INPROGRESS
[deliverable/linux.git] / include / linux / irq.h
CommitLineData
06fcb0c6
IM
1#ifndef _LINUX_IRQ_H
2#define _LINUX_IRQ_H
1da177e4
LT
3
4/*
5 * Please do not include this file in generic code. There is currently
6 * no requirement for any architecture to implement anything held
7 * within this file.
8 *
9 * Thanks. --rmk
10 */
11
23f9b317 12#include <linux/smp.h>
1da177e4 13
06fcb0c6 14#ifndef CONFIG_S390
1da177e4
LT
15
16#include <linux/linkage.h>
17#include <linux/cache.h>
18#include <linux/spinlock.h>
19#include <linux/cpumask.h>
503e5763 20#include <linux/gfp.h>
908dcecd 21#include <linux/irqreturn.h>
dd3a1db9 22#include <linux/irqnr.h>
77904fd6 23#include <linux/errno.h>
503e5763 24#include <linux/topology.h>
3aa551c9 25#include <linux/wait.h>
1da177e4
LT
26
27#include <asm/irq.h>
28#include <asm/ptrace.h>
7d12e780 29#include <asm/irq_regs.h>
1da177e4 30
ab7798ff 31struct seq_file;
57a58a94 32struct irq_desc;
78129576 33struct irq_data;
ec701584 34typedef void (*irq_flow_handler_t)(unsigned int irq,
7d12e780 35 struct irq_desc *desc);
78129576 36typedef void (*irq_preflow_handler_t)(struct irq_data *data);
57a58a94 37
1da177e4
LT
38/*
39 * IRQ line status.
6e213616 40 *
5d4d8fc9
TG
41 * Bits 0-7 are the same as the IRQF_* bits in linux/interrupt.h
42 *
43 * IRQ_TYPE_NONE - default, unspecified type
44 * IRQ_TYPE_EDGE_RISING - rising edge triggered
45 * IRQ_TYPE_EDGE_FALLING - falling edge triggered
46 * IRQ_TYPE_EDGE_BOTH - rising and falling edge triggered
47 * IRQ_TYPE_LEVEL_HIGH - high level triggered
48 * IRQ_TYPE_LEVEL_LOW - low level triggered
49 * IRQ_TYPE_LEVEL_MASK - Mask to filter out the level bits
50 * IRQ_TYPE_SENSE_MASK - Mask for all the above bits
51 * IRQ_TYPE_PROBE - Special flag for probing in progress
52 *
53 * Bits which can be modified via irq_set/clear/modify_status_flags()
54 * IRQ_LEVEL - Interrupt is level type. Will be also
55 * updated in the code when the above trigger
56 * bits are modified via set_irq_type()
57 * IRQ_PER_CPU - Mark an interrupt PER_CPU. Will protect
58 * it from affinity setting
59 * IRQ_NOPROBE - Interrupt cannot be probed by autoprobing
60 * IRQ_NOREQUEST - Interrupt cannot be requested via
61 * request_irq()
62 * IRQ_NOAUTOEN - Interrupt is not automatically enabled in
63 * request/setup_irq()
64 * IRQ_NO_BALANCING - Interrupt cannot be balanced (affinity set)
65 * IRQ_MOVE_PCNTXT - Interrupt can be migrated from process context
66 * IRQ_NESTED_TRHEAD - Interrupt nests into another thread
67 *
68 * Deprecated bits. They are kept updated as long as
69 * CONFIG_GENERIC_HARDIRQS_NO_COMPAT is not set. Will go away soon. These bits
70 * are internal state of the core code and if you really need to acces
71 * them then talk to the genirq maintainer instead of hacking
72 * something weird.
6e213616 73 *
1da177e4 74 */
5d4d8fc9
TG
75enum {
76 IRQ_TYPE_NONE = 0x00000000,
77 IRQ_TYPE_EDGE_RISING = 0x00000001,
78 IRQ_TYPE_EDGE_FALLING = 0x00000002,
79 IRQ_TYPE_EDGE_BOTH = (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING),
80 IRQ_TYPE_LEVEL_HIGH = 0x00000004,
81 IRQ_TYPE_LEVEL_LOW = 0x00000008,
82 IRQ_TYPE_LEVEL_MASK = (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH),
83 IRQ_TYPE_SENSE_MASK = 0x0000000f,
84
85 IRQ_TYPE_PROBE = 0x00000010,
86
87 IRQ_LEVEL = (1 << 8),
88 IRQ_PER_CPU = (1 << 9),
89 IRQ_NOPROBE = (1 << 10),
90 IRQ_NOREQUEST = (1 << 11),
91 IRQ_NOAUTOEN = (1 << 12),
92 IRQ_NO_BALANCING = (1 << 13),
93 IRQ_MOVE_PCNTXT = (1 << 14),
94 IRQ_NESTED_THREAD = (1 << 15),
009b4c3b
TG
95
96#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
5d4d8fc9
TG
97 IRQ_INPROGRESS = (1 << 16),
98 IRQ_REPLAY = (1 << 17),
99 IRQ_WAITING = (1 << 18),
100 IRQ_DISABLED = (1 << 19),
101 IRQ_PENDING = (1 << 20),
102 IRQ_MASKED = (1 << 21),
103 IRQ_MOVE_PENDING = (1 << 22),
104 IRQ_AFFINITY_SET = (1 << 23),
105 IRQ_WAKEUP = (1 << 24),
009b4c3b 106#endif
5d4d8fc9 107};
950f4427 108
44247184
TG
109#define IRQF_MODIFY_MASK \
110 (IRQ_TYPE_SENSE_MASK | IRQ_NOPROBE | IRQ_NOREQUEST | \
872434d6 111 IRQ_NOAUTOEN | IRQ_MOVE_PCNTXT | IRQ_LEVEL | IRQ_NO_BALANCING | \
6f91a52d 112 IRQ_PER_CPU | IRQ_NESTED_THREAD)
44247184 113
8f53f924
TG
114#define IRQ_NO_BALANCING_MASK (IRQ_PER_CPU | IRQ_NO_BALANCING)
115
116static inline __deprecated bool CHECK_IRQ_PER_CPU(unsigned int status)
117{
118 return status & IRQ_PER_CPU;
119}
1da177e4 120
3b8249e7
TG
121/*
122 * Return value for chip->irq_set_affinity()
123 *
124 * IRQ_SET_MASK_OK - OK, core updates irq_data.affinity
125 * IRQ_SET_MASK_NOCPY - OK, chip did update irq_data.affinity
126 */
127enum {
128 IRQ_SET_MASK_OK = 0,
129 IRQ_SET_MASK_OK_NOCOPY,
130};
131
5b912c10 132struct msi_desc;
6a6de9ef 133
ff7dcd44
TG
134/**
135 * struct irq_data - per irq and irq chip data passed down to chip functions
136 * @irq: interrupt number
137 * @node: node index useful for balancing
91c49917
TG
138 * @state_use_accessor: status information for irq chip functions.
139 * Use accessor functions to deal with it
ff7dcd44
TG
140 * @chip: low level interrupt hardware access
141 * @handler_data: per-IRQ data for the irq_chip methods
142 * @chip_data: platform-specific per-chip private data for the chip
143 * methods, to allow shared chip implementations
144 * @msi_desc: MSI descriptor
145 * @affinity: IRQ affinity on SMP
ff7dcd44
TG
146 *
147 * The fields here need to overlay the ones in irq_desc until we
148 * cleaned up the direct references and switched everything over to
149 * irq_data.
150 */
151struct irq_data {
152 unsigned int irq;
153 unsigned int node;
91c49917 154 unsigned int state_use_accessors;
ff7dcd44
TG
155 struct irq_chip *chip;
156 void *handler_data;
157 void *chip_data;
158 struct msi_desc *msi_desc;
159#ifdef CONFIG_SMP
160 cpumask_var_t affinity;
161#endif
ff7dcd44
TG
162};
163
f230b6d5
TG
164/*
165 * Bit masks for irq_data.state
166 *
876dbd4c 167 * IRQD_TRIGGER_MASK - Mask for the trigger type bits
f230b6d5 168 * IRQD_SETAFFINITY_PENDING - Affinity setting is pending
a005677b
TG
169 * IRQD_NO_BALANCING - Balancing disabled for this IRQ
170 * IRQD_PER_CPU - Interrupt is per cpu
2bdd1055 171 * IRQD_AFFINITY_SET - Interrupt affinity was set
876dbd4c 172 * IRQD_LEVEL - Interrupt is level triggered
7f94226f
TG
173 * IRQD_WAKEUP_STATE - Interrupt is configured for wakeup
174 * from suspend
e1ef8241
TG
175 * IRDQ_MOVE_PCNTXT - Interrupt can be moved in process
176 * context
32f4125e
TG
177 * IRQD_IRQ_DISABLED - Disabled state of the interrupt
178 * IRQD_IRQ_MASKED - Masked state of the interrupt
179 * IRQD_IRQ_INPROGRESS - In progress state of the interrupt
f230b6d5
TG
180 */
181enum {
876dbd4c 182 IRQD_TRIGGER_MASK = 0xf,
a005677b
TG
183 IRQD_SETAFFINITY_PENDING = (1 << 8),
184 IRQD_NO_BALANCING = (1 << 10),
185 IRQD_PER_CPU = (1 << 11),
2bdd1055 186 IRQD_AFFINITY_SET = (1 << 12),
876dbd4c 187 IRQD_LEVEL = (1 << 13),
7f94226f 188 IRQD_WAKEUP_STATE = (1 << 14),
e1ef8241 189 IRQD_MOVE_PCNTXT = (1 << 15),
801a0e9a 190 IRQD_IRQ_DISABLED = (1 << 16),
32f4125e
TG
191 IRQD_IRQ_MASKED = (1 << 17),
192 IRQD_IRQ_INPROGRESS = (1 << 18),
f230b6d5
TG
193};
194
195static inline bool irqd_is_setaffinity_pending(struct irq_data *d)
196{
197 return d->state_use_accessors & IRQD_SETAFFINITY_PENDING;
198}
199
a005677b
TG
200static inline bool irqd_is_per_cpu(struct irq_data *d)
201{
202 return d->state_use_accessors & IRQD_PER_CPU;
203}
204
205static inline bool irqd_can_balance(struct irq_data *d)
206{
207 return !(d->state_use_accessors & (IRQD_PER_CPU | IRQD_NO_BALANCING));
208}
209
2bdd1055
TG
210static inline bool irqd_affinity_was_set(struct irq_data *d)
211{
212 return d->state_use_accessors & IRQD_AFFINITY_SET;
213}
214
876dbd4c
TG
215static inline u32 irqd_get_trigger_type(struct irq_data *d)
216{
217 return d->state_use_accessors & IRQD_TRIGGER_MASK;
218}
219
220/*
221 * Must only be called inside irq_chip.irq_set_type() functions.
222 */
223static inline void irqd_set_trigger_type(struct irq_data *d, u32 type)
224{
225 d->state_use_accessors &= ~IRQD_TRIGGER_MASK;
226 d->state_use_accessors |= type & IRQD_TRIGGER_MASK;
227}
228
229static inline bool irqd_is_level_type(struct irq_data *d)
230{
231 return d->state_use_accessors & IRQD_LEVEL;
232}
233
7f94226f
TG
234static inline bool irqd_is_wakeup_set(struct irq_data *d)
235{
236 return d->state_use_accessors & IRQD_WAKEUP_STATE;
237}
238
e1ef8241
TG
239static inline bool irqd_can_move_in_process_context(struct irq_data *d)
240{
241 return d->state_use_accessors & IRQD_MOVE_PCNTXT;
242}
243
801a0e9a
TG
244static inline bool irqd_irq_disabled(struct irq_data *d)
245{
246 return d->state_use_accessors & IRQD_IRQ_DISABLED;
247}
248
32f4125e
TG
249static inline bool irqd_irq_masked(struct irq_data *d)
250{
251 return d->state_use_accessors & IRQD_IRQ_MASKED;
252}
253
254static inline bool irqd_irq_inprogress(struct irq_data *d)
255{
256 return d->state_use_accessors & IRQD_IRQ_INPROGRESS;
257}
258
9cff60df
TG
259/*
260 * Functions for chained handlers which can be enabled/disabled by the
261 * standard disable_irq/enable_irq calls. Must be called with
262 * irq_desc->lock held.
263 */
264static inline void irqd_set_chained_irq_inprogress(struct irq_data *d)
265{
266 d->state_use_accessors |= IRQD_IRQ_INPROGRESS;
267}
268
269static inline void irqd_clr_chained_irq_inprogress(struct irq_data *d)
270{
271 d->state_use_accessors &= ~IRQD_IRQ_INPROGRESS;
272}
273
8fee5c36 274/**
6a6de9ef 275 * struct irq_chip - hardware interrupt chip descriptor
8fee5c36
IM
276 *
277 * @name: name for /proc/interrupts
f8822657
TG
278 * @startup: deprecated, replaced by irq_startup
279 * @shutdown: deprecated, replaced by irq_shutdown
280 * @enable: deprecated, replaced by irq_enable
281 * @disable: deprecated, replaced by irq_disable
282 * @ack: deprecated, replaced by irq_ack
283 * @mask: deprecated, replaced by irq_mask
284 * @mask_ack: deprecated, replaced by irq_mask_ack
285 * @unmask: deprecated, replaced by irq_unmask
286 * @eoi: deprecated, replaced by irq_eoi
287 * @end: deprecated, will go away with __do_IRQ()
288 * @set_affinity: deprecated, replaced by irq_set_affinity
289 * @retrigger: deprecated, replaced by irq_retrigger
290 * @set_type: deprecated, replaced by irq_set_type
291 * @set_wake: deprecated, replaced by irq_wake
292 * @bus_lock: deprecated, replaced by irq_bus_lock
293 * @bus_sync_unlock: deprecated, replaced by irq_bus_sync_unlock
8fee5c36 294 *
f8822657
TG
295 * @irq_startup: start up the interrupt (defaults to ->enable if NULL)
296 * @irq_shutdown: shut down the interrupt (defaults to ->disable if NULL)
297 * @irq_enable: enable the interrupt (defaults to chip->unmask if NULL)
298 * @irq_disable: disable the interrupt
299 * @irq_ack: start of a new interrupt
300 * @irq_mask: mask an interrupt source
301 * @irq_mask_ack: ack and mask an interrupt source
302 * @irq_unmask: unmask an interrupt source
303 * @irq_eoi: end of interrupt
304 * @irq_set_affinity: set the CPU affinity on SMP machines
305 * @irq_retrigger: resend an IRQ to the CPU
306 * @irq_set_type: set the flow type (IRQ_TYPE_LEVEL/etc.) of an IRQ
307 * @irq_set_wake: enable/disable power-management wake-on of an IRQ
308 * @irq_bus_lock: function to lock access to slow bus (i2c) chips
309 * @irq_bus_sync_unlock:function to sync and unlock slow bus (i2c) chips
0fdb4b25
DD
310 * @irq_cpu_online: configure an interrupt source for a secondary CPU
311 * @irq_cpu_offline: un-configure an interrupt source for a secondary CPU
ab7798ff 312 * @irq_print_chip: optional to print special chip info in show_interrupts
2bff17ad 313 * @flags: chip specific flags
70aedd24 314 *
8fee5c36 315 * @release: release function solely used by UML
1da177e4 316 */
6a6de9ef
TG
317struct irq_chip {
318 const char *name;
bd151412 319#ifndef CONFIG_GENERIC_HARDIRQS_NO_DEPRECATED
71d218b7
IM
320 unsigned int (*startup)(unsigned int irq);
321 void (*shutdown)(unsigned int irq);
322 void (*enable)(unsigned int irq);
323 void (*disable)(unsigned int irq);
6a6de9ef 324
71d218b7 325 void (*ack)(unsigned int irq);
6a6de9ef
TG
326 void (*mask)(unsigned int irq);
327 void (*mask_ack)(unsigned int irq);
328 void (*unmask)(unsigned int irq);
47c2a3aa 329 void (*eoi)(unsigned int irq);
6a6de9ef 330
71d218b7 331 void (*end)(unsigned int irq);
d5dedd45 332 int (*set_affinity)(unsigned int irq,
0de26520 333 const struct cpumask *dest);
c0ad90a3 334 int (*retrigger)(unsigned int irq);
6a6de9ef
TG
335 int (*set_type)(unsigned int irq, unsigned int flow_type);
336 int (*set_wake)(unsigned int irq, unsigned int on);
c0ad90a3 337
70aedd24
TG
338 void (*bus_lock)(unsigned int irq);
339 void (*bus_sync_unlock)(unsigned int irq);
bd151412 340#endif
f8822657
TG
341 unsigned int (*irq_startup)(struct irq_data *data);
342 void (*irq_shutdown)(struct irq_data *data);
343 void (*irq_enable)(struct irq_data *data);
344 void (*irq_disable)(struct irq_data *data);
345
346 void (*irq_ack)(struct irq_data *data);
347 void (*irq_mask)(struct irq_data *data);
348 void (*irq_mask_ack)(struct irq_data *data);
349 void (*irq_unmask)(struct irq_data *data);
350 void (*irq_eoi)(struct irq_data *data);
351
352 int (*irq_set_affinity)(struct irq_data *data, const struct cpumask *dest, bool force);
353 int (*irq_retrigger)(struct irq_data *data);
354 int (*irq_set_type)(struct irq_data *data, unsigned int flow_type);
355 int (*irq_set_wake)(struct irq_data *data, unsigned int on);
356
357 void (*irq_bus_lock)(struct irq_data *data);
358 void (*irq_bus_sync_unlock)(struct irq_data *data);
359
0fdb4b25
DD
360 void (*irq_cpu_online)(struct irq_data *data);
361 void (*irq_cpu_offline)(struct irq_data *data);
362
ab7798ff
TG
363 void (*irq_print_chip)(struct irq_data *data, struct seq_file *p);
364
2bff17ad
TG
365 unsigned long flags;
366
b77d6adc
PBG
367 /* Currently used only by UML, might disappear one day.*/
368#ifdef CONFIG_IRQ_RELEASE_METHOD
71d218b7 369 void (*release)(unsigned int irq, void *dev_id);
b77d6adc 370#endif
1da177e4
LT
371};
372
d4d5e089
TG
373/*
374 * irq_chip specific flags
375 *
77694b40
TG
376 * IRQCHIP_SET_TYPE_MASKED: Mask before calling chip.irq_set_type()
377 * IRQCHIP_EOI_IF_HANDLED: Only issue irq_eoi() when irq was handled
d209a699 378 * IRQCHIP_MASK_ON_SUSPEND: Mask non wake irqs in the suspend path
b3d42232
TG
379 * IRQCHIP_ONOFFLINE_ENABLED: Only call irq_on/off_line callbacks
380 * when irq enabled
d4d5e089
TG
381 */
382enum {
383 IRQCHIP_SET_TYPE_MASKED = (1 << 0),
77694b40 384 IRQCHIP_EOI_IF_HANDLED = (1 << 1),
d209a699 385 IRQCHIP_MASK_ON_SUSPEND = (1 << 2),
b3d42232 386 IRQCHIP_ONOFFLINE_ENABLED = (1 << 3),
d4d5e089
TG
387};
388
e144710b
TG
389/* This include will go away once we isolated irq_desc usage to core code */
390#include <linux/irqdesc.h>
0b8f1efa 391
34ffdb72
IM
392/*
393 * Pick up the arch-dependent methods:
394 */
395#include <asm/hw_irq.h>
1da177e4 396
b683de2b
TG
397#ifndef NR_IRQS_LEGACY
398# define NR_IRQS_LEGACY 0
399#endif
400
1318a481
TG
401#ifndef ARCH_IRQ_INIT_FLAGS
402# define ARCH_IRQ_INIT_FLAGS 0
403#endif
404
c1594b77 405#define IRQ_DEFAULT_INIT_FLAGS ARCH_IRQ_INIT_FLAGS
1318a481 406
e144710b 407struct irqaction;
06fcb0c6 408extern int setup_irq(unsigned int irq, struct irqaction *new);
cbf94f06 409extern void remove_irq(unsigned int irq, struct irqaction *act);
1da177e4 410
0fdb4b25
DD
411extern void irq_cpu_online(void);
412extern void irq_cpu_offline(void);
c2d0c555 413extern int __irq_set_affinity_locked(struct irq_data *data, const struct cpumask *cpumask);
0fdb4b25 414
1da177e4 415#ifdef CONFIG_GENERIC_HARDIRQS
06fcb0c6 416
3a3856d0 417#if defined(CONFIG_SMP) && defined(CONFIG_GENERIC_PENDING_IRQ)
c777ac55 418void move_native_irq(int irq);
e7b946e9 419void move_masked_irq(int irq);
a439520f
TG
420void irq_move_irq(struct irq_data *data);
421void irq_move_masked_irq(struct irq_data *data);
e144710b
TG
422#else
423static inline void move_native_irq(int irq) { }
424static inline void move_masked_irq(int irq) { }
a439520f
TG
425static inline void irq_move_irq(struct irq_data *data) { }
426static inline void irq_move_masked_irq(struct irq_data *data) { }
e144710b 427#endif
54d5d424 428
1da177e4 429extern int no_irq_affinity;
1da177e4 430
6a6de9ef
TG
431/*
432 * Built-in IRQ handlers for various IRQ types,
bebd04cc 433 * callable via desc->handle_irq()
6a6de9ef 434 */
ec701584
HH
435extern void handle_level_irq(unsigned int irq, struct irq_desc *desc);
436extern void handle_fasteoi_irq(unsigned int irq, struct irq_desc *desc);
437extern void handle_edge_irq(unsigned int irq, struct irq_desc *desc);
0521c8fb 438extern void handle_edge_eoi_irq(unsigned int irq, struct irq_desc *desc);
ec701584
HH
439extern void handle_simple_irq(unsigned int irq, struct irq_desc *desc);
440extern void handle_percpu_irq(unsigned int irq, struct irq_desc *desc);
441extern void handle_bad_irq(unsigned int irq, struct irq_desc *desc);
31b47cf7 442extern void handle_nested_irq(unsigned int irq);
6a6de9ef 443
6a6de9ef 444/* Handling of unhandled and spurious interrupts: */
34ffdb72 445extern void note_interrupt(unsigned int irq, struct irq_desc *desc,
bedd30d9 446 irqreturn_t action_ret);
1da177e4 447
a4633adc 448
6a6de9ef
TG
449/* Enable/disable irq debugging output: */
450extern int noirqdebug_setup(char *str);
451
452/* Checks whether the interrupt can be requested by request_irq(): */
453extern int can_request_irq(unsigned int irq, unsigned long irqflags);
454
f8b5473f 455/* Dummy irq-chip implementations: */
6a6de9ef 456extern struct irq_chip no_irq_chip;
f8b5473f 457extern struct irq_chip dummy_irq_chip;
6a6de9ef 458
145fc655 459extern void
3836ca08 460irq_set_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
a460e745
IM
461 irq_flow_handler_t handle, const char *name);
462
3836ca08
TG
463static inline void irq_set_chip_and_handler(unsigned int irq, struct irq_chip *chip,
464 irq_flow_handler_t handle)
465{
466 irq_set_chip_and_handler_name(irq, chip, handle, NULL);
467}
468
6a6de9ef 469extern void
3836ca08 470__irq_set_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
a460e745 471 const char *name);
1da177e4 472
6a6de9ef 473static inline void
3836ca08 474irq_set_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 475{
3836ca08 476 __irq_set_handler(irq, handle, 0, NULL);
6a6de9ef
TG
477}
478
479/*
480 * Set a highlevel chained flow handler for a given IRQ.
481 * (a chained handler is automatically enabled and set to
482 * IRQ_NOREQUEST and IRQ_NOPROBE)
483 */
484static inline void
3836ca08 485irq_set_chained_handler(unsigned int irq, irq_flow_handler_t handle)
6a6de9ef 486{
3836ca08 487 __irq_set_handler(irq, handle, 1, NULL);
6a6de9ef
TG
488}
489
44247184
TG
490void irq_modify_status(unsigned int irq, unsigned long clr, unsigned long set);
491
492static inline void irq_set_status_flags(unsigned int irq, unsigned long set)
493{
494 irq_modify_status(irq, 0, set);
495}
496
497static inline void irq_clear_status_flags(unsigned int irq, unsigned long clr)
498{
499 irq_modify_status(irq, clr, 0);
500}
501
a0cd9ca2 502static inline void irq_set_noprobe(unsigned int irq)
44247184
TG
503{
504 irq_modify_status(irq, 0, IRQ_NOPROBE);
505}
506
a0cd9ca2 507static inline void irq_set_probe(unsigned int irq)
44247184
TG
508{
509 irq_modify_status(irq, IRQ_NOPROBE, 0);
510}
46f4f8f6 511
6f91a52d
TG
512static inline void irq_set_nested_thread(unsigned int irq, bool nest)
513{
514 if (nest)
515 irq_set_status_flags(irq, IRQ_NESTED_THREAD);
516 else
517 irq_clear_status_flags(irq, IRQ_NESTED_THREAD);
518}
519
3a16d713 520/* Handle dynamic irq creation and destruction */
d047f53a 521extern unsigned int create_irq_nr(unsigned int irq_want, int node);
3a16d713
EB
522extern int create_irq(void);
523extern void destroy_irq(unsigned int irq);
524
b7b29338
TG
525/*
526 * Dynamic irq helper functions. Obsolete. Use irq_alloc_desc* and
527 * irq_free_desc instead.
528 */
3a16d713 529extern void dynamic_irq_cleanup(unsigned int irq);
b7b29338
TG
530static inline void dynamic_irq_init(unsigned int irq)
531{
532 dynamic_irq_cleanup(irq);
533}
dd87eb3a 534
3a16d713 535/* Set/get chip/data for an IRQ: */
a0cd9ca2
TG
536extern int irq_set_chip(unsigned int irq, struct irq_chip *chip);
537extern int irq_set_handler_data(unsigned int irq, void *data);
538extern int irq_set_chip_data(unsigned int irq, void *data);
539extern int irq_set_irq_type(unsigned int irq, unsigned int type);
540extern int irq_set_msi_desc(unsigned int irq, struct msi_desc *entry);
f303a6dd 541extern struct irq_data *irq_get_irq_data(unsigned int irq);
dd87eb3a 542
a0cd9ca2 543static inline struct irq_chip *irq_get_chip(unsigned int irq)
f303a6dd
TG
544{
545 struct irq_data *d = irq_get_irq_data(irq);
546 return d ? d->chip : NULL;
547}
548
549static inline struct irq_chip *irq_data_get_irq_chip(struct irq_data *d)
550{
551 return d->chip;
552}
553
a0cd9ca2 554static inline void *irq_get_chip_data(unsigned int irq)
f303a6dd
TG
555{
556 struct irq_data *d = irq_get_irq_data(irq);
557 return d ? d->chip_data : NULL;
558}
559
560static inline void *irq_data_get_irq_chip_data(struct irq_data *d)
561{
562 return d->chip_data;
563}
564
a0cd9ca2 565static inline void *irq_get_handler_data(unsigned int irq)
f303a6dd
TG
566{
567 struct irq_data *d = irq_get_irq_data(irq);
568 return d ? d->handler_data : NULL;
569}
570
a0cd9ca2 571static inline void *irq_data_get_irq_handler_data(struct irq_data *d)
f303a6dd
TG
572{
573 return d->handler_data;
574}
575
a0cd9ca2 576static inline struct msi_desc *irq_get_msi_desc(unsigned int irq)
f303a6dd
TG
577{
578 struct irq_data *d = irq_get_irq_data(irq);
579 return d ? d->msi_desc : NULL;
580}
581
582static inline struct msi_desc *irq_data_get_msi(struct irq_data *d)
583{
584 return d->msi_desc;
585}
586
a0cd9ca2
TG
587#ifndef CONFIG_GENERIC_HARDIRQS_NO_COMPAT
588/* Please do not use: Use the replacement functions instead */
589static inline int set_irq_chip(unsigned int irq, struct irq_chip *chip)
590{
591 return irq_set_chip(irq, chip);
592}
593static inline int set_irq_data(unsigned int irq, void *data)
594{
595 return irq_set_handler_data(irq, data);
596}
597static inline int set_irq_chip_data(unsigned int irq, void *data)
598{
599 return irq_set_chip_data(irq, data);
600}
601static inline int set_irq_type(unsigned int irq, unsigned int type)
602{
603 return irq_set_irq_type(irq, type);
604}
605static inline int set_irq_msi(unsigned int irq, struct msi_desc *entry)
606{
607 return irq_set_msi_desc(irq, entry);
608}
609static inline struct irq_chip *get_irq_chip(unsigned int irq)
610{
611 return irq_get_chip(irq);
612}
613static inline void *get_irq_chip_data(unsigned int irq)
614{
615 return irq_get_chip_data(irq);
616}
617static inline void *get_irq_data(unsigned int irq)
618{
619 return irq_get_handler_data(irq);
620}
621static inline void *irq_data_get_irq_data(struct irq_data *d)
622{
623 return irq_data_get_irq_handler_data(d);
624}
625static inline struct msi_desc *get_irq_msi(unsigned int irq)
626{
627 return irq_get_msi_desc(irq);
628}
629static inline void set_irq_noprobe(unsigned int irq)
630{
631 irq_set_noprobe(irq);
632}
633static inline void set_irq_probe(unsigned int irq)
634{
635 irq_set_probe(irq);
636}
6f91a52d
TG
637static inline void set_irq_nested_thread(unsigned int irq, int nest)
638{
639 irq_set_nested_thread(irq, nest);
640}
3836ca08
TG
641static inline void
642set_irq_chip_and_handler_name(unsigned int irq, struct irq_chip *chip,
643 irq_flow_handler_t handle, const char *name)
644{
645 irq_set_chip_and_handler_name(irq, chip, handle, name);
646}
647static inline void
648set_irq_chip_and_handler(unsigned int irq, struct irq_chip *chip,
649 irq_flow_handler_t handle)
650{
651 irq_set_chip_and_handler(irq, chip, handle);
652}
653static inline void
654__set_irq_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
655 const char *name)
656{
657 __irq_set_handler(irq, handle, is_chained, name);
658}
659static inline void set_irq_handler(unsigned int irq, irq_flow_handler_t handle)
660{
661 irq_set_handler(irq, handle);
662}
663static inline void
664set_irq_chained_handler(unsigned int irq, irq_flow_handler_t handle)
665{
666 irq_set_chained_handler(irq, handle);
667}
a0cd9ca2
TG
668#endif
669
1f5a5b87
TG
670int irq_alloc_descs(int irq, unsigned int from, unsigned int cnt, int node);
671void irq_free_descs(unsigned int irq, unsigned int cnt);
06f6c339 672int irq_reserve_irqs(unsigned int from, unsigned int cnt);
1f5a5b87
TG
673
674static inline int irq_alloc_desc(int node)
675{
676 return irq_alloc_descs(-1, 0, 1, node);
677}
678
679static inline int irq_alloc_desc_at(unsigned int at, int node)
680{
681 return irq_alloc_descs(at, at, 1, node);
682}
683
684static inline int irq_alloc_desc_from(unsigned int from, int node)
685{
686 return irq_alloc_descs(-1, from, 1, node);
687}
688
689static inline void irq_free_desc(unsigned int irq)
690{
691 irq_free_descs(irq, 1);
692}
693
639bd12f
PM
694static inline int irq_reserve_irq(unsigned int irq)
695{
696 return irq_reserve_irqs(irq, 1);
697}
698
6a6de9ef 699#endif /* CONFIG_GENERIC_HARDIRQS */
1da177e4 700
06fcb0c6 701#endif /* !CONFIG_S390 */
1da177e4 702
06fcb0c6 703#endif /* _LINUX_IRQ_H */
This page took 0.774309 seconds and 5 git commands to generate.