Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * pci.h | |
3 | * | |
4 | * PCI defines and function prototypes | |
5 | * Copyright 1994, Drew Eckhardt | |
6 | * Copyright 1997--1999 Martin Mares <mj@ucw.cz> | |
7 | * | |
8 | * For more information, please consult the following manuals (look at | |
9 | * http://www.pcisig.com/ for how to get them): | |
10 | * | |
11 | * PCI BIOS Specification | |
12 | * PCI Local Bus Specification | |
13 | * PCI to PCI Bridge Specification | |
14 | * PCI System Design Guide | |
15 | */ | |
16 | ||
17 | #ifndef LINUX_PCI_H | |
18 | #define LINUX_PCI_H | |
19 | ||
f46753c5 | 20 | #include <linux/pci_regs.h> /* The pci register defines */ |
1da177e4 | 21 | |
1da177e4 LT |
22 | /* |
23 | * The PCI interface treats multi-function devices as independent | |
24 | * devices. The slot/function address of each device is encoded | |
25 | * in a single byte as follows: | |
26 | * | |
27 | * 7:3 = slot | |
28 | * 2:0 = function | |
29 | */ | |
05cca6e5 | 30 | #define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
1da177e4 LT |
31 | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
32 | #define PCI_FUNC(devfn) ((devfn) & 0x07) | |
33 | ||
34 | /* Ioctls for /proc/bus/pci/X/Y nodes. */ | |
35 | #define PCIIOC_BASE ('P' << 24 | 'C' << 16 | 'I' << 8) | |
36 | #define PCIIOC_CONTROLLER (PCIIOC_BASE | 0x00) /* Get controller for PCI device. */ | |
37 | #define PCIIOC_MMAP_IS_IO (PCIIOC_BASE | 0x01) /* Set mmap state to I/O space. */ | |
38 | #define PCIIOC_MMAP_IS_MEM (PCIIOC_BASE | 0x02) /* Set mmap state to MEM space. */ | |
39 | #define PCIIOC_WRITE_COMBINE (PCIIOC_BASE | 0x03) /* Enable/disable write-combining. */ | |
40 | ||
41 | #ifdef __KERNEL__ | |
42 | ||
778382e0 DW |
43 | #include <linux/mod_devicetable.h> |
44 | ||
1da177e4 | 45 | #include <linux/types.h> |
98db6f19 | 46 | #include <linux/init.h> |
1da177e4 LT |
47 | #include <linux/ioport.h> |
48 | #include <linux/list.h> | |
4a7fb636 | 49 | #include <linux/compiler.h> |
1da177e4 | 50 | #include <linux/errno.h> |
f46753c5 | 51 | #include <linux/kobject.h> |
bae94d02 | 52 | #include <asm/atomic.h> |
1da177e4 LT |
53 | #include <linux/device.h> |
54 | ||
7e7a43c3 AB |
55 | /* Include the ID list */ |
56 | #include <linux/pci_ids.h> | |
57 | ||
f46753c5 AC |
58 | /* pci_slot represents a physical slot */ |
59 | struct pci_slot { | |
60 | struct pci_bus *bus; /* The bus this slot is on */ | |
61 | struct list_head list; /* node in list of slots on this bus */ | |
62 | struct hotplug_slot *hotplug; /* Hotplug info (migrate over time) */ | |
63 | unsigned char number; /* PCI_SLOT(pci_dev->devfn) */ | |
64 | struct kobject kobj; | |
65 | }; | |
66 | ||
1da177e4 LT |
67 | /* File state for mmap()s on /proc/bus/pci/X/Y */ |
68 | enum pci_mmap_state { | |
69 | pci_mmap_io, | |
70 | pci_mmap_mem | |
71 | }; | |
72 | ||
73 | /* This defines the direction arg to the DMA mapping routines. */ | |
74 | #define PCI_DMA_BIDIRECTIONAL 0 | |
75 | #define PCI_DMA_TODEVICE 1 | |
76 | #define PCI_DMA_FROMDEVICE 2 | |
77 | #define PCI_DMA_NONE 3 | |
78 | ||
1da177e4 LT |
79 | #define DEVICE_COUNT_RESOURCE 12 |
80 | ||
81 | typedef int __bitwise pci_power_t; | |
82 | ||
4352dfd5 GKH |
83 | #define PCI_D0 ((pci_power_t __force) 0) |
84 | #define PCI_D1 ((pci_power_t __force) 1) | |
85 | #define PCI_D2 ((pci_power_t __force) 2) | |
1da177e4 LT |
86 | #define PCI_D3hot ((pci_power_t __force) 3) |
87 | #define PCI_D3cold ((pci_power_t __force) 4) | |
3fe9d19f | 88 | #define PCI_UNKNOWN ((pci_power_t __force) 5) |
438510f6 | 89 | #define PCI_POWER_ERROR ((pci_power_t __force) -1) |
1da177e4 | 90 | |
392a1ce7 | 91 | /** The pci_channel state describes connectivity between the CPU and |
92 | * the pci device. If some PCI bus between here and the pci device | |
93 | * has crashed or locked up, this info is reflected here. | |
94 | */ | |
95 | typedef unsigned int __bitwise pci_channel_state_t; | |
96 | ||
97 | enum pci_channel_state { | |
98 | /* I/O channel is in normal state */ | |
99 | pci_channel_io_normal = (__force pci_channel_state_t) 1, | |
100 | ||
101 | /* I/O to channel is blocked */ | |
102 | pci_channel_io_frozen = (__force pci_channel_state_t) 2, | |
103 | ||
104 | /* PCI card is dead */ | |
105 | pci_channel_io_perm_failure = (__force pci_channel_state_t) 3, | |
106 | }; | |
107 | ||
f7bdd12d BK |
108 | typedef unsigned int __bitwise pcie_reset_state_t; |
109 | ||
110 | enum pcie_reset_state { | |
111 | /* Reset is NOT asserted (Use to deassert reset) */ | |
112 | pcie_deassert_reset = (__force pcie_reset_state_t) 1, | |
113 | ||
114 | /* Use #PERST to reset PCI-E device */ | |
115 | pcie_warm_reset = (__force pcie_reset_state_t) 2, | |
116 | ||
117 | /* Use PCI-E Hot Reset to reset device */ | |
118 | pcie_hot_reset = (__force pcie_reset_state_t) 3 | |
119 | }; | |
120 | ||
ba698ad4 DM |
121 | typedef unsigned short __bitwise pci_dev_flags_t; |
122 | enum pci_dev_flags { | |
123 | /* INTX_DISABLE in PCI_COMMAND register disables MSI | |
124 | * generation too. | |
125 | */ | |
126 | PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) 1, | |
979b1791 AC |
127 | /* Device configuration is irrevocably lost if disabled into D3 */ |
128 | PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) 2, | |
ba698ad4 DM |
129 | }; |
130 | ||
6e325a62 MT |
131 | typedef unsigned short __bitwise pci_bus_flags_t; |
132 | enum pci_bus_flags { | |
d556ad4b PO |
133 | PCI_BUS_FLAGS_NO_MSI = (__force pci_bus_flags_t) 1, |
134 | PCI_BUS_FLAGS_NO_MMRBC = (__force pci_bus_flags_t) 2, | |
6e325a62 MT |
135 | }; |
136 | ||
41017f0c SL |
137 | struct pci_cap_saved_state { |
138 | struct hlist_node next; | |
139 | char cap_nr; | |
140 | u32 data[0]; | |
141 | }; | |
142 | ||
7d715a6c | 143 | struct pcie_link_state; |
ee69439c JB |
144 | struct pci_vpd; |
145 | ||
1da177e4 LT |
146 | /* |
147 | * The pci_dev structure is used to describe PCI devices. | |
148 | */ | |
149 | struct pci_dev { | |
1da177e4 LT |
150 | struct list_head bus_list; /* node in per-bus list */ |
151 | struct pci_bus *bus; /* bus this device is on */ | |
152 | struct pci_bus *subordinate; /* bus this device bridges to */ | |
153 | ||
154 | void *sysdata; /* hook for sys-specific extension */ | |
155 | struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */ | |
f46753c5 | 156 | struct pci_slot *slot; /* Physical slot this device is in */ |
1da177e4 LT |
157 | |
158 | unsigned int devfn; /* encoded device & function index */ | |
159 | unsigned short vendor; | |
160 | unsigned short device; | |
161 | unsigned short subsystem_vendor; | |
162 | unsigned short subsystem_device; | |
163 | unsigned int class; /* 3 bytes: (base,sub,prog-if) */ | |
b8a3a521 | 164 | u8 revision; /* PCI revision, low byte of class word */ |
1da177e4 | 165 | u8 hdr_type; /* PCI header type (`multi' flag masked out) */ |
994a65e2 | 166 | u8 pcie_type; /* PCI-E device/port type */ |
1da177e4 | 167 | u8 rom_base_reg; /* which config register controls the ROM */ |
ffeff788 | 168 | u8 pin; /* which interrupt pin this device uses */ |
1da177e4 LT |
169 | |
170 | struct pci_driver *driver; /* which driver has allocated this device */ | |
171 | u64 dma_mask; /* Mask of the bits of bus address this | |
172 | device implements. Normally this is | |
173 | 0xffffffff. You only need to change | |
174 | this if your device has broken DMA | |
175 | or supports 64-bit transfers. */ | |
176 | ||
4d57cdfa FT |
177 | struct device_dma_parameters dma_parms; |
178 | ||
1da177e4 LT |
179 | pci_power_t current_state; /* Current operating state. In ACPI-speak, |
180 | this is D0-D3, D0 being fully functional, | |
181 | and D3 being off. */ | |
337001b6 RW |
182 | int pm_cap; /* PM capability offset in the |
183 | configuration space */ | |
184 | unsigned int pme_support:5; /* Bitmask of states from which PME# | |
185 | can be generated */ | |
186 | unsigned int d1_support:1; /* Low power state D1 is supported */ | |
187 | unsigned int d2_support:1; /* Low power state D2 is supported */ | |
188 | unsigned int no_d1d2:1; /* Only allow D0 and D3 */ | |
1da177e4 | 189 | |
7d715a6c SL |
190 | #ifdef CONFIG_PCIEASPM |
191 | struct pcie_link_state *link_state; /* ASPM link state. */ | |
192 | #endif | |
193 | ||
392a1ce7 | 194 | pci_channel_state_t error_state; /* current connectivity state */ |
1da177e4 LT |
195 | struct device dev; /* Generic device interface */ |
196 | ||
1da177e4 LT |
197 | int cfg_size; /* Size of configuration space */ |
198 | ||
199 | /* | |
200 | * Instead of touching interrupt line and base address registers | |
201 | * directly, use the values stored here. They might be different! | |
202 | */ | |
203 | unsigned int irq; | |
204 | struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */ | |
205 | ||
206 | /* These fields are used by common fixups */ | |
207 | unsigned int transparent:1; /* Transparent PCI bridge */ | |
208 | unsigned int multifunction:1;/* Part of multi-function device */ | |
209 | /* keep track of device state */ | |
8a1bc901 | 210 | unsigned int is_added:1; |
1da177e4 | 211 | unsigned int is_busmaster:1; /* device is busmaster */ |
4602b88d | 212 | unsigned int no_msi:1; /* device may not use msi */ |
e04b0ea2 | 213 | unsigned int block_ucfg_access:1; /* userspace config space access is blocked */ |
bd8481e1 | 214 | unsigned int broken_parity_status:1; /* Device generates false positive parity */ |
99dc804d SL |
215 | unsigned int msi_enabled:1; |
216 | unsigned int msix_enabled:1; | |
58c3a727 | 217 | unsigned int ari_enabled:1; /* ARI forwarding */ |
9ac7849e | 218 | unsigned int is_managed:1; |
994a65e2 | 219 | unsigned int is_pcie:1; |
ba698ad4 | 220 | pci_dev_flags_t dev_flags; |
bae94d02 | 221 | atomic_t enable_cnt; /* pci_enable_device has been called */ |
4602b88d | 222 | |
1da177e4 | 223 | u32 saved_config_space[16]; /* config space saved at suspend time */ |
41017f0c | 224 | struct hlist_head saved_cap_space; |
1da177e4 LT |
225 | struct bin_attribute *rom_attr; /* attribute descriptor for sysfs ROM entry */ |
226 | int rom_attr_enabled; /* has display of the rom attribute been enabled? */ | |
227 | struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */ | |
45aec1ae | 228 | struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */ |
ded86d8d | 229 | #ifdef CONFIG_PCI_MSI |
4aa9bc95 | 230 | struct list_head msi_list; |
ded86d8d | 231 | #endif |
94e61088 | 232 | struct pci_vpd *vpd; |
1da177e4 LT |
233 | }; |
234 | ||
65891215 ME |
235 | extern struct pci_dev *alloc_pci_dev(void); |
236 | ||
1da177e4 LT |
237 | #define pci_dev_b(n) list_entry(n, struct pci_dev, bus_list) |
238 | #define to_pci_dev(n) container_of(n, struct pci_dev, dev) | |
239 | #define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL) | |
240 | ||
a7369f1f LV |
241 | static inline int pci_channel_offline(struct pci_dev *pdev) |
242 | { | |
243 | return (pdev->error_state != pci_channel_io_normal); | |
244 | } | |
245 | ||
41017f0c | 246 | static inline struct pci_cap_saved_state *pci_find_saved_cap( |
05cca6e5 | 247 | struct pci_dev *pci_dev, char cap) |
41017f0c SL |
248 | { |
249 | struct pci_cap_saved_state *tmp; | |
250 | struct hlist_node *pos; | |
251 | ||
252 | hlist_for_each_entry(tmp, pos, &pci_dev->saved_cap_space, next) { | |
253 | if (tmp->cap_nr == cap) | |
254 | return tmp; | |
255 | } | |
256 | return NULL; | |
257 | } | |
258 | ||
259 | static inline void pci_add_saved_cap(struct pci_dev *pci_dev, | |
260 | struct pci_cap_saved_state *new_cap) | |
261 | { | |
262 | hlist_add_head(&new_cap->next, &pci_dev->saved_cap_space); | |
263 | } | |
264 | ||
1da177e4 LT |
265 | /* |
266 | * For PCI devices, the region numbers are assigned this way: | |
267 | * | |
268 | * 0-5 standard PCI regions | |
269 | * 6 expansion ROM | |
270 | * 7-10 bridges: address space assigned to buses behind the bridge | |
271 | */ | |
272 | ||
4352dfd5 GKH |
273 | #define PCI_ROM_RESOURCE 6 |
274 | #define PCI_BRIDGE_RESOURCES 7 | |
275 | #define PCI_NUM_RESOURCES 11 | |
1da177e4 LT |
276 | |
277 | #ifndef PCI_BUS_NUM_RESOURCES | |
30a18d6c | 278 | #define PCI_BUS_NUM_RESOURCES 16 |
1da177e4 | 279 | #endif |
4352dfd5 GKH |
280 | |
281 | #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */ | |
1da177e4 LT |
282 | |
283 | struct pci_bus { | |
284 | struct list_head node; /* node in list of buses */ | |
285 | struct pci_bus *parent; /* parent bus this bridge is on */ | |
286 | struct list_head children; /* list of child buses */ | |
287 | struct list_head devices; /* list of devices on this bus */ | |
288 | struct pci_dev *self; /* bridge device as seen by parent */ | |
f46753c5 | 289 | struct list_head slots; /* list of slots on this bus */ |
1da177e4 LT |
290 | struct resource *resource[PCI_BUS_NUM_RESOURCES]; |
291 | /* address space routed to this bus */ | |
292 | ||
293 | struct pci_ops *ops; /* configuration access functions */ | |
294 | void *sysdata; /* hook for sys-specific extension */ | |
295 | struct proc_dir_entry *procdir; /* directory entry in /proc/bus/pci */ | |
296 | ||
297 | unsigned char number; /* bus number */ | |
298 | unsigned char primary; /* number of primary bridge */ | |
299 | unsigned char secondary; /* number of secondary bridge */ | |
300 | unsigned char subordinate; /* max number of subordinate buses */ | |
301 | ||
302 | char name[48]; | |
303 | ||
304 | unsigned short bridge_ctl; /* manage NO_ISA/FBB/et al behaviors */ | |
6e325a62 | 305 | pci_bus_flags_t bus_flags; /* Inherited by child busses */ |
1da177e4 | 306 | struct device *bridge; |
fd7d1ced | 307 | struct device dev; |
1da177e4 LT |
308 | struct bin_attribute *legacy_io; /* legacy I/O for this bus */ |
309 | struct bin_attribute *legacy_mem; /* legacy mem */ | |
cc74d96f | 310 | unsigned int is_added:1; |
1da177e4 LT |
311 | }; |
312 | ||
313 | #define pci_bus_b(n) list_entry(n, struct pci_bus, node) | |
fd7d1ced | 314 | #define to_pci_bus(n) container_of(n, struct pci_bus, dev) |
1da177e4 LT |
315 | |
316 | /* | |
317 | * Error values that may be returned by PCI functions. | |
318 | */ | |
319 | #define PCIBIOS_SUCCESSFUL 0x00 | |
320 | #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81 | |
321 | #define PCIBIOS_BAD_VENDOR_ID 0x83 | |
322 | #define PCIBIOS_DEVICE_NOT_FOUND 0x86 | |
323 | #define PCIBIOS_BAD_REGISTER_NUMBER 0x87 | |
324 | #define PCIBIOS_SET_FAILED 0x88 | |
325 | #define PCIBIOS_BUFFER_TOO_SMALL 0x89 | |
326 | ||
327 | /* Low-level architecture-dependent routines */ | |
328 | ||
329 | struct pci_ops { | |
330 | int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val); | |
331 | int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val); | |
332 | }; | |
333 | ||
b6ce068a MW |
334 | /* |
335 | * ACPI needs to be able to access PCI config space before we've done a | |
336 | * PCI bus scan and created pci_bus structures. | |
337 | */ | |
338 | extern int raw_pci_read(unsigned int domain, unsigned int bus, | |
339 | unsigned int devfn, int reg, int len, u32 *val); | |
340 | extern int raw_pci_write(unsigned int domain, unsigned int bus, | |
341 | unsigned int devfn, int reg, int len, u32 val); | |
1da177e4 LT |
342 | |
343 | struct pci_bus_region { | |
c40a22e0 BH |
344 | resource_size_t start; |
345 | resource_size_t end; | |
1da177e4 LT |
346 | }; |
347 | ||
348 | struct pci_dynids { | |
349 | spinlock_t lock; /* protects list, index */ | |
350 | struct list_head list; /* for IDs added at runtime */ | |
1da177e4 LT |
351 | }; |
352 | ||
392a1ce7 | 353 | /* ---------------------------------------------------------------- */ |
354 | /** PCI Error Recovery System (PCI-ERS). If a PCI device driver provides | |
579082df | 355 | * a set of callbacks in struct pci_error_handlers, then that device driver |
392a1ce7 | 356 | * will be notified of PCI bus errors, and will be driven to recovery |
357 | * when an error occurs. | |
358 | */ | |
359 | ||
360 | typedef unsigned int __bitwise pci_ers_result_t; | |
361 | ||
362 | enum pci_ers_result { | |
363 | /* no result/none/not supported in device driver */ | |
364 | PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1, | |
365 | ||
366 | /* Device driver can recover without slot reset */ | |
367 | PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2, | |
368 | ||
369 | /* Device driver wants slot to be reset. */ | |
370 | PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3, | |
371 | ||
372 | /* Device has completely failed, is unrecoverable */ | |
373 | PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4, | |
374 | ||
375 | /* Device driver is fully recovered and operational */ | |
376 | PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5, | |
377 | }; | |
378 | ||
379 | /* PCI bus error event callbacks */ | |
05cca6e5 | 380 | struct pci_error_handlers { |
392a1ce7 | 381 | /* PCI bus error detected on this device */ |
382 | pci_ers_result_t (*error_detected)(struct pci_dev *dev, | |
05cca6e5 | 383 | enum pci_channel_state error); |
392a1ce7 | 384 | |
385 | /* MMIO has been re-enabled, but not DMA */ | |
386 | pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev); | |
387 | ||
388 | /* PCI Express link has been reset */ | |
389 | pci_ers_result_t (*link_reset)(struct pci_dev *dev); | |
390 | ||
391 | /* PCI slot has been reset */ | |
392 | pci_ers_result_t (*slot_reset)(struct pci_dev *dev); | |
393 | ||
394 | /* Device driver may resume normal operations */ | |
395 | void (*resume)(struct pci_dev *dev); | |
396 | }; | |
397 | ||
398 | /* ---------------------------------------------------------------- */ | |
399 | ||
1da177e4 LT |
400 | struct module; |
401 | struct pci_driver { | |
402 | struct list_head node; | |
403 | char *name; | |
1da177e4 LT |
404 | const struct pci_device_id *id_table; /* must be non-NULL for probe to be called */ |
405 | int (*probe) (struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */ | |
406 | void (*remove) (struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */ | |
407 | int (*suspend) (struct pci_dev *dev, pm_message_t state); /* Device suspended */ | |
cbd69dbb LT |
408 | int (*suspend_late) (struct pci_dev *dev, pm_message_t state); |
409 | int (*resume_early) (struct pci_dev *dev); | |
1da177e4 | 410 | int (*resume) (struct pci_dev *dev); /* Device woken up */ |
c8958177 | 411 | void (*shutdown) (struct pci_dev *dev); |
bbb44d9f | 412 | struct pm_ext_ops *pm; |
392a1ce7 | 413 | struct pci_error_handlers *err_handler; |
1da177e4 LT |
414 | struct device_driver driver; |
415 | struct pci_dynids dynids; | |
416 | }; | |
417 | ||
05cca6e5 | 418 | #define to_pci_driver(drv) container_of(drv, struct pci_driver, driver) |
1da177e4 | 419 | |
90a1ba0c | 420 | /** |
9f9351bb | 421 | * DEFINE_PCI_DEVICE_TABLE - macro used to describe a pci device table |
90a1ba0c JB |
422 | * @_table: device table name |
423 | * | |
424 | * This macro is used to create a struct pci_device_id array (a device table) | |
425 | * in a generic manner. | |
426 | */ | |
9f9351bb | 427 | #define DEFINE_PCI_DEVICE_TABLE(_table) \ |
90a1ba0c JB |
428 | const struct pci_device_id _table[] __devinitconst |
429 | ||
1da177e4 LT |
430 | /** |
431 | * PCI_DEVICE - macro used to describe a specific pci device | |
432 | * @vend: the 16 bit PCI Vendor ID | |
433 | * @dev: the 16 bit PCI Device ID | |
434 | * | |
435 | * This macro is used to create a struct pci_device_id that matches a | |
436 | * specific device. The subvendor and subdevice fields will be set to | |
437 | * PCI_ANY_ID. | |
438 | */ | |
439 | #define PCI_DEVICE(vend,dev) \ | |
440 | .vendor = (vend), .device = (dev), \ | |
441 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
442 | ||
443 | /** | |
444 | * PCI_DEVICE_CLASS - macro used to describe a specific pci device class | |
445 | * @dev_class: the class, subclass, prog-if triple for this device | |
446 | * @dev_class_mask: the class mask for this device | |
447 | * | |
448 | * This macro is used to create a struct pci_device_id that matches a | |
4352dfd5 | 449 | * specific PCI class. The vendor, device, subvendor, and subdevice |
1da177e4 LT |
450 | * fields will be set to PCI_ANY_ID. |
451 | */ | |
452 | #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \ | |
453 | .class = (dev_class), .class_mask = (dev_class_mask), \ | |
454 | .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \ | |
455 | .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID | |
456 | ||
1597cacb AC |
457 | /** |
458 | * PCI_VDEVICE - macro used to describe a specific pci device in short form | |
c322b28a ZY |
459 | * @vendor: the vendor name |
460 | * @device: the 16 bit PCI Device ID | |
1597cacb AC |
461 | * |
462 | * This macro is used to create a struct pci_device_id that matches a | |
463 | * specific PCI device. The subvendor, and subdevice fields will be set | |
464 | * to PCI_ANY_ID. The macro allows the next field to follow as the device | |
465 | * private data. | |
466 | */ | |
467 | ||
468 | #define PCI_VDEVICE(vendor, device) \ | |
469 | PCI_VENDOR_ID_##vendor, (device), \ | |
470 | PCI_ANY_ID, PCI_ANY_ID, 0, 0 | |
471 | ||
1da177e4 LT |
472 | /* these external functions are only available when PCI support is enabled */ |
473 | #ifdef CONFIG_PCI | |
474 | ||
475 | extern struct bus_type pci_bus_type; | |
476 | ||
477 | /* Do NOT directly access these two variables, unless you are arch specific pci | |
478 | * code, or pci core code. */ | |
479 | extern struct list_head pci_root_buses; /* list of all known PCI buses */ | |
ed4aaadb ZY |
480 | /* Some device drivers need know if pci is initiated */ |
481 | extern int no_pci_devices(void); | |
1da177e4 LT |
482 | |
483 | void pcibios_fixup_bus(struct pci_bus *); | |
4a7fb636 | 484 | int __must_check pcibios_enable_device(struct pci_dev *, int mask); |
05cca6e5 | 485 | char *pcibios_setup(char *str); |
1da177e4 LT |
486 | |
487 | /* Used only when drivers/pci/setup.c is used */ | |
e31dd6e4 GKH |
488 | void pcibios_align_resource(void *, struct resource *, resource_size_t, |
489 | resource_size_t); | |
1da177e4 LT |
490 | void pcibios_update_irq(struct pci_dev *, int irq); |
491 | ||
492 | /* Generic PCI functions used internally */ | |
493 | ||
494 | extern struct pci_bus *pci_find_bus(int domain, int busnr); | |
c431ada4 | 495 | void pci_bus_add_devices(struct pci_bus *bus); |
05cca6e5 GKH |
496 | struct pci_bus *pci_scan_bus_parented(struct device *parent, int bus, |
497 | struct pci_ops *ops, void *sysdata); | |
98db6f19 | 498 | static inline struct pci_bus * __devinit pci_scan_bus(int bus, struct pci_ops *ops, |
05cca6e5 | 499 | void *sysdata) |
1da177e4 | 500 | { |
c431ada4 RS |
501 | struct pci_bus *root_bus; |
502 | root_bus = pci_scan_bus_parented(NULL, bus, ops, sysdata); | |
503 | if (root_bus) | |
504 | pci_bus_add_devices(root_bus); | |
505 | return root_bus; | |
1da177e4 | 506 | } |
05cca6e5 GKH |
507 | struct pci_bus *pci_create_bus(struct device *parent, int bus, |
508 | struct pci_ops *ops, void *sysdata); | |
509 | struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev, | |
510 | int busnr); | |
f46753c5 AC |
511 | struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr, |
512 | const char *name); | |
513 | void pci_destroy_slot(struct pci_slot *slot); | |
514 | void pci_update_slot_number(struct pci_slot *slot, int slot_nr); | |
1da177e4 | 515 | int pci_scan_slot(struct pci_bus *bus, int devfn); |
05cca6e5 | 516 | struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn); |
cdb9b9f7 | 517 | void pci_device_add(struct pci_dev *dev, struct pci_bus *bus); |
1da177e4 | 518 | unsigned int pci_scan_child_bus(struct pci_bus *bus); |
b19441af | 519 | int __must_check pci_bus_add_device(struct pci_dev *dev); |
1da177e4 | 520 | void pci_read_bridge_bases(struct pci_bus *child); |
05cca6e5 GKH |
521 | struct resource *pci_find_parent_resource(const struct pci_dev *dev, |
522 | struct resource *res); | |
1da177e4 LT |
523 | int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge); |
524 | extern struct pci_dev *pci_dev_get(struct pci_dev *dev); | |
525 | extern void pci_dev_put(struct pci_dev *dev); | |
526 | extern void pci_remove_bus(struct pci_bus *b); | |
527 | extern void pci_remove_bus_device(struct pci_dev *dev); | |
24f8aa9b | 528 | extern void pci_stop_bus_device(struct pci_dev *dev); |
b3743fa4 | 529 | void pci_setup_cardbus(struct pci_bus *bus); |
6b4b78fe | 530 | extern void pci_sort_breadthfirst(void); |
1da177e4 LT |
531 | |
532 | /* Generic PCI functions exported to card drivers */ | |
533 | ||
bd3989e0 | 534 | #ifdef CONFIG_PCI_LEGACY |
05cca6e5 GKH |
535 | struct pci_dev __deprecated *pci_find_device(unsigned int vendor, |
536 | unsigned int device, | |
b08508c4 | 537 | struct pci_dev *from); |
05cca6e5 GKH |
538 | struct pci_dev __deprecated *pci_find_slot(unsigned int bus, |
539 | unsigned int devfn); | |
bd3989e0 JG |
540 | #endif /* CONFIG_PCI_LEGACY */ |
541 | ||
05cca6e5 GKH |
542 | int pci_find_capability(struct pci_dev *dev, int cap); |
543 | int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap); | |
544 | int pci_find_ext_capability(struct pci_dev *dev, int cap); | |
545 | int pci_find_ht_capability(struct pci_dev *dev, int ht_cap); | |
546 | int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap); | |
29f3eb64 | 547 | struct pci_bus *pci_find_next_bus(const struct pci_bus *from); |
1da177e4 | 548 | |
d42552c3 AM |
549 | struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device, |
550 | struct pci_dev *from); | |
05cca6e5 | 551 | struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device, |
1da177e4 | 552 | unsigned int ss_vendor, unsigned int ss_device, |
b08508c4 | 553 | struct pci_dev *from); |
05cca6e5 GKH |
554 | struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn); |
555 | struct pci_dev *pci_get_bus_and_slot(unsigned int bus, unsigned int devfn); | |
556 | struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from); | |
1da177e4 LT |
557 | int pci_dev_present(const struct pci_device_id *ids); |
558 | ||
05cca6e5 GKH |
559 | int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn, |
560 | int where, u8 *val); | |
561 | int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn, | |
562 | int where, u16 *val); | |
563 | int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn, | |
564 | int where, u32 *val); | |
565 | int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn, | |
566 | int where, u8 val); | |
567 | int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn, | |
568 | int where, u16 val); | |
569 | int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn, | |
570 | int where, u32 val); | |
1da177e4 LT |
571 | |
572 | static inline int pci_read_config_byte(struct pci_dev *dev, int where, u8 *val) | |
573 | { | |
05cca6e5 | 574 | return pci_bus_read_config_byte(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
575 | } |
576 | static inline int pci_read_config_word(struct pci_dev *dev, int where, u16 *val) | |
577 | { | |
05cca6e5 | 578 | return pci_bus_read_config_word(dev->bus, dev->devfn, where, val); |
1da177e4 | 579 | } |
05cca6e5 GKH |
580 | static inline int pci_read_config_dword(struct pci_dev *dev, int where, |
581 | u32 *val) | |
1da177e4 | 582 | { |
05cca6e5 | 583 | return pci_bus_read_config_dword(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
584 | } |
585 | static inline int pci_write_config_byte(struct pci_dev *dev, int where, u8 val) | |
586 | { | |
05cca6e5 | 587 | return pci_bus_write_config_byte(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
588 | } |
589 | static inline int pci_write_config_word(struct pci_dev *dev, int where, u16 val) | |
590 | { | |
05cca6e5 | 591 | return pci_bus_write_config_word(dev->bus, dev->devfn, where, val); |
1da177e4 | 592 | } |
05cca6e5 GKH |
593 | static inline int pci_write_config_dword(struct pci_dev *dev, int where, |
594 | u32 val) | |
1da177e4 | 595 | { |
05cca6e5 | 596 | return pci_bus_write_config_dword(dev->bus, dev->devfn, where, val); |
1da177e4 LT |
597 | } |
598 | ||
4a7fb636 | 599 | int __must_check pci_enable_device(struct pci_dev *dev); |
b718989d BH |
600 | int __must_check pci_enable_device_io(struct pci_dev *dev); |
601 | int __must_check pci_enable_device_mem(struct pci_dev *dev); | |
0b62e13b | 602 | int __must_check pci_reenable_device(struct pci_dev *); |
9ac7849e TH |
603 | int __must_check pcim_enable_device(struct pci_dev *pdev); |
604 | void pcim_pin_device(struct pci_dev *pdev); | |
605 | ||
606 | static inline int pci_is_managed(struct pci_dev *pdev) | |
607 | { | |
608 | return pdev->is_managed; | |
609 | } | |
610 | ||
1da177e4 LT |
611 | void pci_disable_device(struct pci_dev *dev); |
612 | void pci_set_master(struct pci_dev *dev); | |
f7bdd12d | 613 | int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state); |
1da177e4 | 614 | #define HAVE_PCI_SET_MWI |
4a7fb636 | 615 | int __must_check pci_set_mwi(struct pci_dev *dev); |
694625c0 | 616 | int pci_try_set_mwi(struct pci_dev *dev); |
1da177e4 | 617 | void pci_clear_mwi(struct pci_dev *dev); |
a04ce0ff | 618 | void pci_intx(struct pci_dev *dev, int enable); |
f5f2b131 | 619 | void pci_msi_off(struct pci_dev *dev); |
9c8550ee LT |
620 | int pci_set_dma_mask(struct pci_dev *dev, u64 mask); |
621 | int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask); | |
4d57cdfa | 622 | int pci_set_dma_max_seg_size(struct pci_dev *dev, unsigned int size); |
59fc67de | 623 | int pci_set_dma_seg_boundary(struct pci_dev *dev, unsigned long mask); |
d556ad4b PO |
624 | int pcix_get_max_mmrbc(struct pci_dev *dev); |
625 | int pcix_get_mmrbc(struct pci_dev *dev); | |
626 | int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc); | |
2637e5b5 | 627 | int pcie_get_readrq(struct pci_dev *dev); |
d556ad4b | 628 | int pcie_set_readrq(struct pci_dev *dev, int rq); |
064b53db | 629 | void pci_update_resource(struct pci_dev *dev, struct resource *res, int resno); |
4a7fb636 | 630 | int __must_check pci_assign_resource(struct pci_dev *dev, int i); |
c87deff7 | 631 | int pci_select_bars(struct pci_dev *dev, unsigned long flags); |
1da177e4 LT |
632 | |
633 | /* ROM control related routines */ | |
e416de5e AC |
634 | int pci_enable_rom(struct pci_dev *pdev); |
635 | void pci_disable_rom(struct pci_dev *pdev); | |
144a50ea | 636 | void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size); |
1da177e4 | 637 | void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom); |
d7ad2254 | 638 | size_t pci_get_rom_size(void __iomem *rom, size_t size); |
1da177e4 LT |
639 | |
640 | /* Power management related routines */ | |
641 | int pci_save_state(struct pci_dev *dev); | |
642 | int pci_restore_state(struct pci_dev *dev); | |
9c8550ee LT |
643 | int pci_set_power_state(struct pci_dev *dev, pci_power_t state); |
644 | pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state); | |
e5899e1b | 645 | bool pci_pme_capable(struct pci_dev *dev, pci_power_t state); |
5a6c9b60 | 646 | void pci_pme_active(struct pci_dev *dev, bool enable); |
9c8550ee | 647 | int pci_enable_wake(struct pci_dev *dev, pci_power_t state, int enable); |
0235c4fc | 648 | int pci_wake_from_d3(struct pci_dev *dev, bool enable); |
e5899e1b | 649 | pci_power_t pci_target_state(struct pci_dev *dev); |
404cc2d8 RW |
650 | int pci_prepare_to_sleep(struct pci_dev *dev); |
651 | int pci_back_from_sleep(struct pci_dev *dev); | |
1da177e4 | 652 | |
ce5ccdef | 653 | /* Functions for PCI Hotplug drivers to use */ |
05cca6e5 | 654 | int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap); |
ce5ccdef | 655 | |
1da177e4 LT |
656 | /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */ |
657 | void pci_bus_assign_resources(struct pci_bus *bus); | |
658 | void pci_bus_size_bridges(struct pci_bus *bus); | |
659 | int pci_claim_resource(struct pci_dev *, int); | |
660 | void pci_assign_unassigned_resources(void); | |
661 | void pdev_enable_device(struct pci_dev *); | |
662 | void pdev_sort_resources(struct pci_dev *, struct resource_list *); | |
842de40d | 663 | int pci_enable_resources(struct pci_dev *, int mask); |
1da177e4 LT |
664 | void pci_fixup_irqs(u8 (*)(struct pci_dev *, u8 *), |
665 | int (*)(struct pci_dev *, u8, u8)); | |
666 | #define HAVE_PCI_REQ_REGIONS 2 | |
4a7fb636 | 667 | int __must_check pci_request_regions(struct pci_dev *, const char *); |
1da177e4 | 668 | void pci_release_regions(struct pci_dev *); |
4a7fb636 | 669 | int __must_check pci_request_region(struct pci_dev *, int, const char *); |
1da177e4 | 670 | void pci_release_region(struct pci_dev *, int); |
c87deff7 HS |
671 | int pci_request_selected_regions(struct pci_dev *, int, const char *); |
672 | void pci_release_selected_regions(struct pci_dev *, int); | |
1da177e4 LT |
673 | |
674 | /* drivers/pci/bus.c */ | |
4a7fb636 AM |
675 | int __must_check pci_bus_alloc_resource(struct pci_bus *bus, |
676 | struct resource *res, resource_size_t size, | |
677 | resource_size_t align, resource_size_t min, | |
678 | unsigned int type_mask, | |
679 | void (*alignf)(void *, struct resource *, | |
680 | resource_size_t, resource_size_t), | |
681 | void *alignf_data); | |
1da177e4 LT |
682 | void pci_enable_bridges(struct pci_bus *bus); |
683 | ||
863b18f4 | 684 | /* Proper probing supporting hot-pluggable devices */ |
725522b5 GKH |
685 | int __must_check __pci_register_driver(struct pci_driver *, struct module *, |
686 | const char *mod_name); | |
bba81165 AM |
687 | |
688 | /* | |
689 | * pci_register_driver must be a macro so that KBUILD_MODNAME can be expanded | |
690 | */ | |
691 | #define pci_register_driver(driver) \ | |
692 | __pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME) | |
863b18f4 | 693 | |
05cca6e5 GKH |
694 | void pci_unregister_driver(struct pci_driver *dev); |
695 | void pci_remove_behind_bridge(struct pci_dev *dev); | |
696 | struct pci_driver *pci_dev_driver(const struct pci_dev *dev); | |
697 | const struct pci_device_id *pci_match_id(const struct pci_device_id *ids, | |
698 | struct pci_dev *dev); | |
699 | int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max, | |
700 | int pass); | |
1da177e4 | 701 | |
cecf4864 PM |
702 | void pci_walk_bus(struct pci_bus *top, void (*cb)(struct pci_dev *, void *), |
703 | void *userdata); | |
70b9f7dc | 704 | int pci_cfg_space_size_ext(struct pci_dev *dev); |
ac7dc65a | 705 | int pci_cfg_space_size(struct pci_dev *dev); |
05cca6e5 | 706 | unsigned char pci_bus_max_busnr(struct pci_bus *bus); |
cecf4864 | 707 | |
1da177e4 LT |
708 | /* kmem_cache style wrapper around pci_alloc_consistent() */ |
709 | ||
710 | #include <linux/dmapool.h> | |
711 | ||
712 | #define pci_pool dma_pool | |
713 | #define pci_pool_create(name, pdev, size, align, allocation) \ | |
714 | dma_pool_create(name, &pdev->dev, size, align, allocation) | |
715 | #define pci_pool_destroy(pool) dma_pool_destroy(pool) | |
716 | #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle) | |
717 | #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr) | |
718 | ||
e24c2d96 DM |
719 | enum pci_dma_burst_strategy { |
720 | PCI_DMA_BURST_INFINITY, /* make bursts as large as possible, | |
721 | strategy_parameter is N/A */ | |
722 | PCI_DMA_BURST_BOUNDARY, /* disconnect at every strategy_parameter | |
723 | byte boundaries */ | |
724 | PCI_DMA_BURST_MULTIPLE, /* disconnect at some multiple of | |
725 | strategy_parameter byte boundaries */ | |
726 | }; | |
727 | ||
1da177e4 | 728 | struct msix_entry { |
16dbef4a | 729 | u32 vector; /* kernel uses to write allocated vector */ |
1da177e4 LT |
730 | u16 entry; /* driver uses to specify entry, OS writes */ |
731 | }; | |
732 | ||
0366f8f7 | 733 | |
1da177e4 | 734 | #ifndef CONFIG_PCI_MSI |
05cca6e5 GKH |
735 | static inline int pci_enable_msi(struct pci_dev *dev) |
736 | { | |
737 | return -1; | |
738 | } | |
739 | ||
d52877c7 YL |
740 | static inline void pci_msi_shutdown(struct pci_dev *dev) |
741 | { } | |
05cca6e5 GKH |
742 | static inline void pci_disable_msi(struct pci_dev *dev) |
743 | { } | |
744 | ||
745 | static inline int pci_enable_msix(struct pci_dev *dev, | |
746 | struct msix_entry *entries, int nvec) | |
747 | { | |
748 | return -1; | |
749 | } | |
750 | ||
d52877c7 YL |
751 | static inline void pci_msix_shutdown(struct pci_dev *dev) |
752 | { } | |
05cca6e5 GKH |
753 | static inline void pci_disable_msix(struct pci_dev *dev) |
754 | { } | |
755 | ||
756 | static inline void msi_remove_pci_irq_vectors(struct pci_dev *dev) | |
757 | { } | |
758 | ||
759 | static inline void pci_restore_msi_state(struct pci_dev *dev) | |
760 | { } | |
1da177e4 | 761 | #else |
1da177e4 | 762 | extern int pci_enable_msi(struct pci_dev *dev); |
d52877c7 | 763 | extern void pci_msi_shutdown(struct pci_dev *dev); |
1da177e4 | 764 | extern void pci_disable_msi(struct pci_dev *dev); |
05cca6e5 | 765 | extern int pci_enable_msix(struct pci_dev *dev, |
1da177e4 | 766 | struct msix_entry *entries, int nvec); |
d52877c7 | 767 | extern void pci_msix_shutdown(struct pci_dev *dev); |
1da177e4 LT |
768 | extern void pci_disable_msix(struct pci_dev *dev); |
769 | extern void msi_remove_pci_irq_vectors(struct pci_dev *dev); | |
94688cf2 | 770 | extern void pci_restore_msi_state(struct pci_dev *dev); |
1da177e4 LT |
771 | #endif |
772 | ||
8b955b0d | 773 | #ifdef CONFIG_HT_IRQ |
8b955b0d EB |
774 | /* The functions a driver should call */ |
775 | int ht_create_irq(struct pci_dev *dev, int idx); | |
776 | void ht_destroy_irq(unsigned int irq); | |
8b955b0d EB |
777 | #endif /* CONFIG_HT_IRQ */ |
778 | ||
e04b0ea2 BK |
779 | extern void pci_block_user_cfg_access(struct pci_dev *dev); |
780 | extern void pci_unblock_user_cfg_access(struct pci_dev *dev); | |
781 | ||
4352dfd5 GKH |
782 | /* |
783 | * PCI domain support. Sometimes called PCI segment (eg by ACPI), | |
784 | * a PCI domain is defined to be a set of PCI busses which share | |
785 | * configuration space. | |
786 | */ | |
32a2eea7 JG |
787 | #ifdef CONFIG_PCI_DOMAINS |
788 | extern int pci_domains_supported; | |
789 | #else | |
790 | enum { pci_domains_supported = 0 }; | |
05cca6e5 GKH |
791 | static inline int pci_domain_nr(struct pci_bus *bus) |
792 | { | |
793 | return 0; | |
794 | } | |
795 | ||
4352dfd5 GKH |
796 | static inline int pci_proc_domain(struct pci_bus *bus) |
797 | { | |
798 | return 0; | |
799 | } | |
32a2eea7 | 800 | #endif /* CONFIG_PCI_DOMAINS */ |
1da177e4 | 801 | |
4352dfd5 | 802 | #else /* CONFIG_PCI is not enabled */ |
1da177e4 LT |
803 | |
804 | /* | |
805 | * If the system does not have PCI, clearly these return errors. Define | |
806 | * these as simple inline functions to avoid hair in drivers. | |
807 | */ | |
808 | ||
05cca6e5 GKH |
809 | #define _PCI_NOP(o, s, t) \ |
810 | static inline int pci_##o##_config_##s(struct pci_dev *dev, \ | |
811 | int where, t val) \ | |
1da177e4 | 812 | { return PCIBIOS_FUNC_NOT_SUPPORTED; } |
05cca6e5 GKH |
813 | |
814 | #define _PCI_NOP_ALL(o, x) _PCI_NOP(o, byte, u8 x) \ | |
815 | _PCI_NOP(o, word, u16 x) \ | |
816 | _PCI_NOP(o, dword, u32 x) | |
1da177e4 LT |
817 | _PCI_NOP_ALL(read, *) |
818 | _PCI_NOP_ALL(write,) | |
819 | ||
05cca6e5 GKH |
820 | static inline struct pci_dev *pci_find_device(unsigned int vendor, |
821 | unsigned int device, | |
b08508c4 | 822 | struct pci_dev *from) |
05cca6e5 GKH |
823 | { |
824 | return NULL; | |
825 | } | |
1da177e4 | 826 | |
05cca6e5 GKH |
827 | static inline struct pci_dev *pci_find_slot(unsigned int bus, |
828 | unsigned int devfn) | |
829 | { | |
830 | return NULL; | |
831 | } | |
1da177e4 | 832 | |
d42552c3 | 833 | static inline struct pci_dev *pci_get_device(unsigned int vendor, |
05cca6e5 GKH |
834 | unsigned int device, |
835 | struct pci_dev *from) | |
836 | { | |
837 | return NULL; | |
838 | } | |
d42552c3 | 839 | |
05cca6e5 GKH |
840 | static inline struct pci_dev *pci_get_subsys(unsigned int vendor, |
841 | unsigned int device, | |
842 | unsigned int ss_vendor, | |
843 | unsigned int ss_device, | |
b08508c4 | 844 | struct pci_dev *from) |
05cca6e5 GKH |
845 | { |
846 | return NULL; | |
847 | } | |
1da177e4 | 848 | |
05cca6e5 GKH |
849 | static inline struct pci_dev *pci_get_class(unsigned int class, |
850 | struct pci_dev *from) | |
851 | { | |
852 | return NULL; | |
853 | } | |
1da177e4 LT |
854 | |
855 | #define pci_dev_present(ids) (0) | |
ed4aaadb | 856 | #define no_pci_devices() (1) |
1da177e4 LT |
857 | #define pci_dev_put(dev) do { } while (0) |
858 | ||
05cca6e5 GKH |
859 | static inline void pci_set_master(struct pci_dev *dev) |
860 | { } | |
861 | ||
862 | static inline int pci_enable_device(struct pci_dev *dev) | |
863 | { | |
864 | return -EIO; | |
865 | } | |
866 | ||
867 | static inline void pci_disable_device(struct pci_dev *dev) | |
868 | { } | |
869 | ||
870 | static inline int pci_set_dma_mask(struct pci_dev *dev, u64 mask) | |
871 | { | |
872 | return -EIO; | |
873 | } | |
874 | ||
80be0385 RD |
875 | static inline int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask) |
876 | { | |
877 | return -EIO; | |
878 | } | |
879 | ||
4d57cdfa FT |
880 | static inline int pci_set_dma_max_seg_size(struct pci_dev *dev, |
881 | unsigned int size) | |
882 | { | |
883 | return -EIO; | |
884 | } | |
885 | ||
59fc67de FT |
886 | static inline int pci_set_dma_seg_boundary(struct pci_dev *dev, |
887 | unsigned long mask) | |
888 | { | |
889 | return -EIO; | |
890 | } | |
891 | ||
05cca6e5 GKH |
892 | static inline int pci_assign_resource(struct pci_dev *dev, int i) |
893 | { | |
894 | return -EBUSY; | |
895 | } | |
896 | ||
897 | static inline int __pci_register_driver(struct pci_driver *drv, | |
898 | struct module *owner) | |
899 | { | |
900 | return 0; | |
901 | } | |
902 | ||
903 | static inline int pci_register_driver(struct pci_driver *drv) | |
904 | { | |
905 | return 0; | |
906 | } | |
907 | ||
908 | static inline void pci_unregister_driver(struct pci_driver *drv) | |
909 | { } | |
910 | ||
911 | static inline int pci_find_capability(struct pci_dev *dev, int cap) | |
912 | { | |
913 | return 0; | |
914 | } | |
915 | ||
916 | static inline int pci_find_next_capability(struct pci_dev *dev, u8 post, | |
917 | int cap) | |
918 | { | |
919 | return 0; | |
920 | } | |
921 | ||
922 | static inline int pci_find_ext_capability(struct pci_dev *dev, int cap) | |
923 | { | |
924 | return 0; | |
925 | } | |
926 | ||
1da177e4 | 927 | /* Power management related routines */ |
05cca6e5 GKH |
928 | static inline int pci_save_state(struct pci_dev *dev) |
929 | { | |
930 | return 0; | |
931 | } | |
932 | ||
933 | static inline int pci_restore_state(struct pci_dev *dev) | |
934 | { | |
935 | return 0; | |
936 | } | |
1da177e4 | 937 | |
05cca6e5 GKH |
938 | static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state) |
939 | { | |
940 | return 0; | |
941 | } | |
942 | ||
943 | static inline pci_power_t pci_choose_state(struct pci_dev *dev, | |
944 | pm_message_t state) | |
945 | { | |
946 | return PCI_D0; | |
947 | } | |
948 | ||
949 | static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state, | |
950 | int enable) | |
951 | { | |
952 | return 0; | |
953 | } | |
954 | ||
955 | static inline int pci_request_regions(struct pci_dev *dev, const char *res_name) | |
956 | { | |
957 | return -EIO; | |
958 | } | |
959 | ||
960 | static inline void pci_release_regions(struct pci_dev *dev) | |
961 | { } | |
0da0ead9 | 962 | |
a46e8126 KG |
963 | #define pci_dma_burst_advice(pdev, strat, strategy_parameter) do { } while (0) |
964 | ||
05cca6e5 GKH |
965 | static inline void pci_block_user_cfg_access(struct pci_dev *dev) |
966 | { } | |
967 | ||
968 | static inline void pci_unblock_user_cfg_access(struct pci_dev *dev) | |
969 | { } | |
e04b0ea2 | 970 | |
d80d0217 RD |
971 | static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from) |
972 | { return NULL; } | |
973 | ||
974 | static inline struct pci_dev *pci_get_slot(struct pci_bus *bus, | |
975 | unsigned int devfn) | |
976 | { return NULL; } | |
977 | ||
978 | static inline struct pci_dev *pci_get_bus_and_slot(unsigned int bus, | |
979 | unsigned int devfn) | |
980 | { return NULL; } | |
981 | ||
4352dfd5 | 982 | #endif /* CONFIG_PCI */ |
1da177e4 | 983 | |
4352dfd5 GKH |
984 | /* Include architecture-dependent settings and functions */ |
985 | ||
986 | #include <asm/pci.h> | |
1da177e4 LT |
987 | |
988 | /* these helpers provide future and backwards compatibility | |
989 | * for accessing popular PCI BAR info */ | |
05cca6e5 GKH |
990 | #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start) |
991 | #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end) | |
992 | #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags) | |
1da177e4 | 993 | #define pci_resource_len(dev,bar) \ |
05cca6e5 GKH |
994 | ((pci_resource_start((dev), (bar)) == 0 && \ |
995 | pci_resource_end((dev), (bar)) == \ | |
996 | pci_resource_start((dev), (bar))) ? 0 : \ | |
997 | \ | |
998 | (pci_resource_end((dev), (bar)) - \ | |
999 | pci_resource_start((dev), (bar)) + 1)) | |
1da177e4 LT |
1000 | |
1001 | /* Similar to the helpers above, these manipulate per-pci_dev | |
1002 | * driver-specific data. They are really just a wrapper around | |
1003 | * the generic device structure functions of these calls. | |
1004 | */ | |
05cca6e5 | 1005 | static inline void *pci_get_drvdata(struct pci_dev *pdev) |
1da177e4 LT |
1006 | { |
1007 | return dev_get_drvdata(&pdev->dev); | |
1008 | } | |
1009 | ||
05cca6e5 | 1010 | static inline void pci_set_drvdata(struct pci_dev *pdev, void *data) |
1da177e4 LT |
1011 | { |
1012 | dev_set_drvdata(&pdev->dev, data); | |
1013 | } | |
1014 | ||
1015 | /* If you want to know what to call your pci_dev, ask this function. | |
1016 | * Again, it's a wrapper around the generic device. | |
1017 | */ | |
c6c4f070 | 1018 | static inline const char *pci_name(struct pci_dev *pdev) |
1da177e4 | 1019 | { |
c6c4f070 | 1020 | return dev_name(&pdev->dev); |
1da177e4 LT |
1021 | } |
1022 | ||
2311b1f2 ME |
1023 | |
1024 | /* Some archs don't want to expose struct resource to userland as-is | |
1025 | * in sysfs and /proc | |
1026 | */ | |
1027 | #ifndef HAVE_ARCH_PCI_RESOURCE_TO_USER | |
1028 | static inline void pci_resource_to_user(const struct pci_dev *dev, int bar, | |
05cca6e5 | 1029 | const struct resource *rsrc, resource_size_t *start, |
e31dd6e4 | 1030 | resource_size_t *end) |
2311b1f2 ME |
1031 | { |
1032 | *start = rsrc->start; | |
1033 | *end = rsrc->end; | |
1034 | } | |
1035 | #endif /* HAVE_ARCH_PCI_RESOURCE_TO_USER */ | |
1036 | ||
1037 | ||
1da177e4 LT |
1038 | /* |
1039 | * The world is not perfect and supplies us with broken PCI devices. | |
1040 | * For at least a part of these bugs we need a work-around, so both | |
1041 | * generic (drivers/pci/quirks.c) and per-architecture code can define | |
1042 | * fixup hooks to be called for particular buggy devices. | |
1043 | */ | |
1044 | ||
1045 | struct pci_fixup { | |
1046 | u16 vendor, device; /* You can use PCI_ANY_ID here of course */ | |
1047 | void (*hook)(struct pci_dev *dev); | |
1048 | }; | |
1049 | ||
1050 | enum pci_fixup_pass { | |
1051 | pci_fixup_early, /* Before probing BARs */ | |
1052 | pci_fixup_header, /* After reading configuration header */ | |
1053 | pci_fixup_final, /* Final phase of device fixups */ | |
1054 | pci_fixup_enable, /* pci_enable_device() time */ | |
e1a2a51e RW |
1055 | pci_fixup_resume, /* pci_device_resume() */ |
1056 | pci_fixup_suspend, /* pci_device_suspend */ | |
1057 | pci_fixup_resume_early, /* pci_device_resume_early() */ | |
1da177e4 LT |
1058 | }; |
1059 | ||
1060 | /* Anonymous variables would be nice... */ | |
1061 | #define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, hook) \ | |
3ff6eecc | 1062 | static const struct pci_fixup __pci_fixup_##name __used \ |
1da177e4 LT |
1063 | __attribute__((__section__(#section))) = { vendor, device, hook }; |
1064 | #define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook) \ | |
1065 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \ | |
1066 | vendor##device##hook, vendor, device, hook) | |
1067 | #define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook) \ | |
1068 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \ | |
1069 | vendor##device##hook, vendor, device, hook) | |
1070 | #define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook) \ | |
1071 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \ | |
1072 | vendor##device##hook, vendor, device, hook) | |
1073 | #define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook) \ | |
1074 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \ | |
1075 | vendor##device##hook, vendor, device, hook) | |
1597cacb AC |
1076 | #define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook) \ |
1077 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \ | |
1078 | resume##vendor##device##hook, vendor, device, hook) | |
e1a2a51e RW |
1079 | #define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook) \ |
1080 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \ | |
1081 | resume_early##vendor##device##hook, vendor, device, hook) | |
1082 | #define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook) \ | |
1083 | DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \ | |
1084 | suspend##vendor##device##hook, vendor, device, hook) | |
1da177e4 LT |
1085 | |
1086 | ||
1087 | void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev); | |
1088 | ||
05cca6e5 | 1089 | void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen); |
5ea81769 | 1090 | void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr); |
05cca6e5 | 1091 | void __iomem * const *pcim_iomap_table(struct pci_dev *pdev); |
5ea81769 | 1092 | int pcim_iomap_regions(struct pci_dev *pdev, u16 mask, const char *name); |
916fbfb7 TH |
1093 | int pcim_iomap_regions_request_all(struct pci_dev *pdev, u16 mask, |
1094 | const char *name); | |
ec04b075 | 1095 | void pcim_iounmap_regions(struct pci_dev *pdev, u16 mask); |
5ea81769 | 1096 | |
1da177e4 | 1097 | extern int pci_pci_problems; |
236561e5 | 1098 | #define PCIPCI_FAIL 1 /* No PCI PCI DMA */ |
1da177e4 LT |
1099 | #define PCIPCI_TRITON 2 |
1100 | #define PCIPCI_NATOMA 4 | |
1101 | #define PCIPCI_VIAETBF 8 | |
1102 | #define PCIPCI_VSFX 16 | |
236561e5 AC |
1103 | #define PCIPCI_ALIMAGIK 32 /* Need low latency setting */ |
1104 | #define PCIAGP_FAIL 64 /* No PCI to AGP DMA */ | |
1da177e4 | 1105 | |
4516a618 AN |
1106 | extern unsigned long pci_cardbus_io_size; |
1107 | extern unsigned long pci_cardbus_mem_size; | |
1108 | ||
19792a08 AB |
1109 | int pcibios_add_platform_entries(struct pci_dev *dev); |
1110 | void pcibios_disable_device(struct pci_dev *dev); | |
1111 | int pcibios_set_pcie_reset_state(struct pci_dev *dev, | |
1112 | enum pcie_reset_state state); | |
575e3348 | 1113 | |
7752d5cf | 1114 | #ifdef CONFIG_PCI_MMCONFIG |
bb63b421 | 1115 | extern void __init pci_mmcfg_early_init(void); |
7752d5cf RH |
1116 | extern void __init pci_mmcfg_late_init(void); |
1117 | #else | |
bb63b421 | 1118 | static inline void pci_mmcfg_early_init(void) { } |
7752d5cf RH |
1119 | static inline void pci_mmcfg_late_init(void) { } |
1120 | #endif | |
1121 | ||
1da177e4 LT |
1122 | #endif /* __KERNEL__ */ |
1123 | #endif /* LINUX_PCI_H */ |