perf_counter tools: Handle overlapping MMAP events
[deliverable/linux.git] / include / linux / perf_counter.h
CommitLineData
0793a61d
TG
1/*
2 * Performance counters:
3 *
a308444c
IM
4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
5 * Copyright (C) 2008-2009, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2009, Red Hat, Inc., Peter Zijlstra
0793a61d
TG
7 *
8 * Data type definitions, declarations, prototypes.
9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d
TG
11 *
12 * For licencing details see kernel-base/COPYING
13 */
14#ifndef _LINUX_PERF_COUNTER_H
15#define _LINUX_PERF_COUNTER_H
16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
b8e83514 34
a308444c 35 PERF_TYPE_MAX, /* non-ABI */
b8e83514 36};
6c594c21 37
b8e83514 38/*
a308444c
IM
39 * Generalized performance counter event types, used by the
40 * attr.event_id parameter of the sys_perf_counter_open()
41 * syscall:
b8e83514 42 */
1c432d89 43enum perf_hw_id {
9f66a381 44 /*
b8e83514 45 * Common hardware events, generalized by the kernel:
9f66a381 46 */
f4dbfa8f
PZ
47 PERF_COUNT_HW_CPU_CYCLES = 0,
48 PERF_COUNT_HW_INSTRUCTIONS = 1,
49 PERF_COUNT_HW_CACHE_REFERENCES = 2,
50 PERF_COUNT_HW_CACHE_MISSES = 3,
51 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
52 PERF_COUNT_HW_BRANCH_MISSES = 5,
53 PERF_COUNT_HW_BUS_CYCLES = 6,
54
a308444c 55 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 56};
e077df4f 57
8326f44d
IM
58/*
59 * Generalized hardware cache counters:
60 *
8be6e8f3 61 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU } x
8326f44d
IM
62 * { read, write, prefetch } x
63 * { accesses, misses }
64 */
1c432d89 65enum perf_hw_cache_id {
a308444c
IM
66 PERF_COUNT_HW_CACHE_L1D = 0,
67 PERF_COUNT_HW_CACHE_L1I = 1,
68 PERF_COUNT_HW_CACHE_LL = 2,
69 PERF_COUNT_HW_CACHE_DTLB = 3,
70 PERF_COUNT_HW_CACHE_ITLB = 4,
71 PERF_COUNT_HW_CACHE_BPU = 5,
72
73 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
74};
75
1c432d89 76enum perf_hw_cache_op_id {
a308444c
IM
77 PERF_COUNT_HW_CACHE_OP_READ = 0,
78 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
79 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 80
a308444c 81 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
82};
83
1c432d89
PZ
84enum perf_hw_cache_op_result_id {
85 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
86 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 87
a308444c 88 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
89};
90
b8e83514
PZ
91/*
92 * Special "software" counters provided by the kernel, even if the hardware
93 * does not support performance counters. These counters measure various
94 * physical and sw events of the kernel (and allow the profiling of them as
95 * well):
96 */
1c432d89 97enum perf_sw_ids {
a308444c
IM
98 PERF_COUNT_SW_CPU_CLOCK = 0,
99 PERF_COUNT_SW_TASK_CLOCK = 1,
100 PERF_COUNT_SW_PAGE_FAULTS = 2,
101 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
102 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
103 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
104 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
105
106 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
107};
108
8a057d84 109/*
0d48696f 110 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
111 * in the overflow packets.
112 */
b23f3325 113enum perf_counter_sample_format {
a308444c
IM
114 PERF_SAMPLE_IP = 1U << 0,
115 PERF_SAMPLE_TID = 1U << 1,
116 PERF_SAMPLE_TIME = 1U << 2,
117 PERF_SAMPLE_ADDR = 1U << 3,
118 PERF_SAMPLE_GROUP = 1U << 4,
119 PERF_SAMPLE_CALLCHAIN = 1U << 5,
120 PERF_SAMPLE_ID = 1U << 6,
121 PERF_SAMPLE_CPU = 1U << 7,
122 PERF_SAMPLE_PERIOD = 1U << 8,
974802ea
PZ
123
124 PERF_SAMPLE_MAX = 1U << 9, /* non-ABI */
8a057d84
PZ
125};
126
53cfbf59 127/*
0d48696f 128 * Bits that can be set in attr.read_format to request that
53cfbf59
PM
129 * reads on the counter should return the indicated quantities,
130 * in increasing order of bit value, after the counter value.
131 */
132enum perf_counter_read_format {
a308444c
IM
133 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
134 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
135 PERF_FORMAT_ID = 1U << 2,
974802ea
PZ
136
137 PERF_FORMAT_MAX = 1U << 3, /* non-ABI */
53cfbf59
PM
138};
139
974802ea
PZ
140#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
141
9f66a381
IM
142/*
143 * Hardware event to monitor via a performance monitoring counter:
144 */
0d48696f 145struct perf_counter_attr {
974802ea 146
f4a2deb4 147 /*
a21ca2ca
IM
148 * Major type: hardware/software/tracepoint/etc.
149 */
150 __u32 type;
974802ea
PZ
151
152 /*
153 * Size of the attr structure, for fwd/bwd compat.
154 */
155 __u32 size;
a21ca2ca
IM
156
157 /*
158 * Type specific configuration information.
f4a2deb4
PZ
159 */
160 __u64 config;
9f66a381 161
60db5e09 162 union {
b23f3325
PZ
163 __u64 sample_period;
164 __u64 sample_freq;
60db5e09
PZ
165 };
166
b23f3325
PZ
167 __u64 sample_type;
168 __u64 read_format;
9f66a381 169
2743a5b0 170 __u64 disabled : 1, /* off by default */
0475f9ea
PM
171 inherit : 1, /* children inherit it */
172 pinned : 1, /* must always be on PMU */
173 exclusive : 1, /* only group on PMU */
174 exclude_user : 1, /* don't count user */
175 exclude_kernel : 1, /* ditto kernel */
176 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 177 exclude_idle : 1, /* don't count when idle */
0a4a9391 178 mmap : 1, /* include mmap data */
8d1b2d93 179 comm : 1, /* include comm data */
60db5e09 180 freq : 1, /* use freq, not period */
0475f9ea 181
974802ea 182 __reserved_1 : 53;
2743a5b0 183
c457810a 184 __u32 wakeup_events; /* wakeup every n events */
974802ea 185 __u32 __reserved_2;
9f66a381 186
974802ea 187 __u64 __reserved_3;
eab656ae
TG
188};
189
d859e29f
PM
190/*
191 * Ioctls that can be done on a perf counter fd:
192 */
08247e31
PZ
193#define PERF_COUNTER_IOC_ENABLE _IO ('$', 0)
194#define PERF_COUNTER_IOC_DISABLE _IO ('$', 1)
195#define PERF_COUNTER_IOC_REFRESH _IO ('$', 2)
196#define PERF_COUNTER_IOC_RESET _IO ('$', 3)
197#define PERF_COUNTER_IOC_PERIOD _IOW('$', 4, u64)
3df5edad
PZ
198
199enum perf_counter_ioc_flags {
200 PERF_IOC_FLAG_GROUP = 1U << 0,
201};
d859e29f 202
37d81828
PM
203/*
204 * Structure of the page that can be mapped via mmap
205 */
206struct perf_counter_mmap_page {
207 __u32 version; /* version number of this structure */
208 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
209
210 /*
211 * Bits needed to read the hw counters in user-space.
212 *
92f22a38
PZ
213 * u32 seq;
214 * s64 count;
38ff667b 215 *
a2e87d06
PZ
216 * do {
217 * seq = pc->lock;
38ff667b 218 *
a2e87d06
PZ
219 * barrier()
220 * if (pc->index) {
221 * count = pmc_read(pc->index - 1);
222 * count += pc->offset;
223 * } else
224 * goto regular_read;
38ff667b 225 *
a2e87d06
PZ
226 * barrier();
227 * } while (pc->lock != seq);
38ff667b 228 *
92f22a38
PZ
229 * NOTE: for obvious reason this only works on self-monitoring
230 * processes.
38ff667b 231 */
37d81828
PM
232 __u32 lock; /* seqlock for synchronization */
233 __u32 index; /* hardware counter identifier */
234 __s64 offset; /* add to hardware counter value */
7b732a75 235
38ff667b
PZ
236 /*
237 * Control data for the mmap() data buffer.
238 *
43a21ea8
PZ
239 * User-space reading the @data_head value should issue an rmb(), on
240 * SMP capable platforms, after reading this value -- see
241 * perf_counter_wakeup().
242 *
243 * When the mapping is PROT_WRITE the @data_tail value should be
244 * written by userspace to reflect the last read data. In this case
245 * the kernel will not over-write unread data.
38ff667b 246 */
8e3747c1 247 __u64 data_head; /* head in the data section */
43a21ea8 248 __u64 data_tail; /* user-space written tail */
37d81828
PM
249};
250
a308444c
IM
251#define PERF_EVENT_MISC_CPUMODE_MASK (3 << 0)
252#define PERF_EVENT_MISC_CPUMODE_UNKNOWN (0 << 0)
253#define PERF_EVENT_MISC_KERNEL (1 << 0)
254#define PERF_EVENT_MISC_USER (2 << 0)
255#define PERF_EVENT_MISC_HYPERVISOR (3 << 0)
256#define PERF_EVENT_MISC_OVERFLOW (1 << 2)
6fab0192 257
5c148194
PZ
258struct perf_event_header {
259 __u32 type;
6fab0192
PZ
260 __u16 misc;
261 __u16 size;
5c148194
PZ
262};
263
264enum perf_event_type {
5ed00415 265
0c593b34
PZ
266 /*
267 * The MMAP events record the PROT_EXEC mappings so that we can
268 * correlate userspace IPs to code. They have the following structure:
269 *
270 * struct {
0127c3ea 271 * struct perf_event_header header;
0c593b34 272 *
0127c3ea
IM
273 * u32 pid, tid;
274 * u64 addr;
275 * u64 len;
276 * u64 pgoff;
277 * char filename[];
0c593b34
PZ
278 * };
279 */
8a057d84 280 PERF_EVENT_MMAP = 1,
0a4a9391 281
43a21ea8
PZ
282 /*
283 * struct {
284 * struct perf_event_header header;
285 * u64 id;
286 * u64 lost;
287 * };
288 */
289 PERF_EVENT_LOST = 2,
290
8d1b2d93
PZ
291 /*
292 * struct {
0127c3ea 293 * struct perf_event_header header;
8d1b2d93 294 *
0127c3ea
IM
295 * u32 pid, tid;
296 * char comm[];
8d1b2d93
PZ
297 * };
298 */
299 PERF_EVENT_COMM = 3,
300
26b119bc
PZ
301 /*
302 * struct {
0127c3ea
IM
303 * struct perf_event_header header;
304 * u64 time;
689802b2 305 * u64 id;
b23f3325 306 * u64 sample_period;
26b119bc
PZ
307 * };
308 */
309 PERF_EVENT_PERIOD = 4,
310
a78ac325
PZ
311 /*
312 * struct {
0127c3ea
IM
313 * struct perf_event_header header;
314 * u64 time;
cca3f454 315 * u64 id;
a78ac325
PZ
316 * };
317 */
318 PERF_EVENT_THROTTLE = 5,
319 PERF_EVENT_UNTHROTTLE = 6,
320
60313ebe
PZ
321 /*
322 * struct {
a21ca2ca
IM
323 * struct perf_event_header header;
324 * u32 pid, ppid;
60313ebe
PZ
325 * };
326 */
327 PERF_EVENT_FORK = 7,
328
8a057d84 329 /*
6b6e5486 330 * When header.misc & PERF_EVENT_MISC_OVERFLOW the event_type field
43a21ea8 331 * will be PERF_SAMPLE_*
0c593b34
PZ
332 *
333 * struct {
0127c3ea 334 * struct perf_event_header header;
0c593b34 335 *
43a21ea8
PZ
336 * { u64 ip; } && PERF_SAMPLE_IP
337 * { u32 pid, tid; } && PERF_SAMPLE_TID
338 * { u64 time; } && PERF_SAMPLE_TIME
339 * { u64 addr; } && PERF_SAMPLE_ADDR
340 * { u64 config; } && PERF_SAMPLE_CONFIG
341 * { u32 cpu, res; } && PERF_SAMPLE_CPU
0c593b34 342 *
0127c3ea 343 * { u64 nr;
43a21ea8 344 * { u64 id, val; } cnt[nr]; } && PERF_SAMPLE_GROUP
0c593b34 345 *
f9188e02 346 * { u64 nr,
43a21ea8 347 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
0c593b34 348 * };
8a057d84 349 */
5c148194
PZ
350};
351
f9188e02
PZ
352enum perf_callchain_context {
353 PERF_CONTEXT_HV = (__u64)-32,
354 PERF_CONTEXT_KERNEL = (__u64)-128,
355 PERF_CONTEXT_USER = (__u64)-512,
7522060c 356
f9188e02
PZ
357 PERF_CONTEXT_GUEST = (__u64)-2048,
358 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
359 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
360
361 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
362};
363
f3dfd265 364#ifdef __KERNEL__
9f66a381 365/*
f3dfd265 366 * Kernel-internal data types and definitions:
9f66a381
IM
367 */
368
f3dfd265
PM
369#ifdef CONFIG_PERF_COUNTERS
370# include <asm/perf_counter.h>
371#endif
372
373#include <linux/list.h>
374#include <linux/mutex.h>
375#include <linux/rculist.h>
376#include <linux/rcupdate.h>
377#include <linux/spinlock.h>
d6d020e9 378#include <linux/hrtimer.h>
3c446b3d 379#include <linux/fs.h>
709e50cf 380#include <linux/pid_namespace.h>
f3dfd265
PM
381#include <asm/atomic.h>
382
f9188e02
PZ
383#define PERF_MAX_STACK_DEPTH 255
384
385struct perf_callchain_entry {
386 __u64 nr;
387 __u64 ip[PERF_MAX_STACK_DEPTH];
388};
389
f3dfd265
PM
390struct task_struct;
391
0793a61d 392/**
9f66a381 393 * struct hw_perf_counter - performance counter hardware details:
0793a61d
TG
394 */
395struct hw_perf_counter {
ee06094f 396#ifdef CONFIG_PERF_COUNTERS
d6d020e9
PZ
397 union {
398 struct { /* hardware */
a308444c
IM
399 u64 config;
400 unsigned long config_base;
401 unsigned long counter_base;
402 int idx;
d6d020e9
PZ
403 };
404 union { /* software */
a308444c
IM
405 atomic64_t count;
406 struct hrtimer hrtimer;
d6d020e9
PZ
407 };
408 };
ee06094f 409 atomic64_t prev_count;
b23f3325 410 u64 sample_period;
9e350de3 411 u64 last_period;
ee06094f 412 atomic64_t period_left;
60db5e09 413 u64 interrupts;
6a24ed6c
PZ
414
415 u64 freq_count;
416 u64 freq_interrupts;
bd2b5b12 417 u64 freq_stamp;
ee06094f 418#endif
0793a61d
TG
419};
420
621a01ea
IM
421struct perf_counter;
422
423/**
4aeb0b42 424 * struct pmu - generic performance monitoring unit
621a01ea 425 */
4aeb0b42 426struct pmu {
95cdd2e7 427 int (*enable) (struct perf_counter *counter);
7671581f
IM
428 void (*disable) (struct perf_counter *counter);
429 void (*read) (struct perf_counter *counter);
a78ac325 430 void (*unthrottle) (struct perf_counter *counter);
621a01ea
IM
431};
432
6a930700
IM
433/**
434 * enum perf_counter_active_state - the states of a counter
435 */
436enum perf_counter_active_state {
3b6f9e5c 437 PERF_COUNTER_STATE_ERROR = -2,
6a930700
IM
438 PERF_COUNTER_STATE_OFF = -1,
439 PERF_COUNTER_STATE_INACTIVE = 0,
440 PERF_COUNTER_STATE_ACTIVE = 1,
441};
442
9b51f66d
IM
443struct file;
444
7b732a75
PZ
445struct perf_mmap_data {
446 struct rcu_head rcu_head;
8740f941 447 int nr_pages; /* nr of data pages */
43a21ea8 448 int writable; /* are we writable */
c5078f78 449 int nr_locked; /* nr pages mlocked */
8740f941 450
c33a0bc4 451 atomic_t poll; /* POLL_ for wakeups */
8740f941
PZ
452 atomic_t events; /* event limit */
453
8e3747c1
PZ
454 atomic_long_t head; /* write position */
455 atomic_long_t done_head; /* completed head */
456
c33a0bc4 457 atomic_t lock; /* concurrent writes */
c66de4a5 458 atomic_t wakeup; /* needs a wakeup */
43a21ea8 459 atomic_t lost; /* nr records lost */
c66de4a5 460
7b732a75 461 struct perf_counter_mmap_page *user_page;
0127c3ea 462 void *data_pages[0];
7b732a75
PZ
463};
464
671dec5d
PZ
465struct perf_pending_entry {
466 struct perf_pending_entry *next;
467 void (*func)(struct perf_pending_entry *);
925d519a
PZ
468};
469
0793a61d
TG
470/**
471 * struct perf_counter - performance counter kernel representation:
472 */
473struct perf_counter {
ee06094f 474#ifdef CONFIG_PERF_COUNTERS
04289bb9 475 struct list_head list_entry;
592903cd 476 struct list_head event_entry;
04289bb9 477 struct list_head sibling_list;
0127c3ea 478 int nr_siblings;
04289bb9 479 struct perf_counter *group_leader;
4aeb0b42 480 const struct pmu *pmu;
04289bb9 481
6a930700 482 enum perf_counter_active_state state;
0793a61d 483 atomic64_t count;
ee06094f 484
53cfbf59
PM
485 /*
486 * These are the total time in nanoseconds that the counter
487 * has been enabled (i.e. eligible to run, and the task has
488 * been scheduled in, if this is a per-task counter)
489 * and running (scheduled onto the CPU), respectively.
490 *
491 * They are computed from tstamp_enabled, tstamp_running and
492 * tstamp_stopped when the counter is in INACTIVE or ACTIVE state.
493 */
494 u64 total_time_enabled;
495 u64 total_time_running;
496
497 /*
498 * These are timestamps used for computing total_time_enabled
499 * and total_time_running when the counter is in INACTIVE or
500 * ACTIVE state, measured in nanoseconds from an arbitrary point
501 * in time.
502 * tstamp_enabled: the notional time when the counter was enabled
503 * tstamp_running: the notional time when the counter was scheduled on
504 * tstamp_stopped: in INACTIVE state, the notional time when the
505 * counter was scheduled off.
506 */
507 u64 tstamp_enabled;
508 u64 tstamp_running;
509 u64 tstamp_stopped;
510
0d48696f 511 struct perf_counter_attr attr;
0793a61d
TG
512 struct hw_perf_counter hw;
513
514 struct perf_counter_context *ctx;
9b51f66d 515 struct file *filp;
0793a61d 516
53cfbf59
PM
517 /*
518 * These accumulate total time (in nanoseconds) that children
519 * counters have been enabled and running, respectively.
520 */
521 atomic64_t child_total_time_enabled;
522 atomic64_t child_total_time_running;
523
0793a61d 524 /*
d859e29f 525 * Protect attach/detach and child_list:
0793a61d 526 */
fccc714b
PZ
527 struct mutex child_mutex;
528 struct list_head child_list;
529 struct perf_counter *parent;
0793a61d
TG
530
531 int oncpu;
532 int cpu;
533
082ff5a2
PZ
534 struct list_head owner_entry;
535 struct task_struct *owner;
536
7b732a75
PZ
537 /* mmap bits */
538 struct mutex mmap_mutex;
539 atomic_t mmap_count;
540 struct perf_mmap_data *data;
37d81828 541
7b732a75 542 /* poll related */
0793a61d 543 wait_queue_head_t waitq;
3c446b3d 544 struct fasync_struct *fasync;
79f14641
PZ
545
546 /* delayed work for NMIs and such */
547 int pending_wakeup;
4c9e2542 548 int pending_kill;
79f14641 549 int pending_disable;
671dec5d 550 struct perf_pending_entry pending;
592903cd 551
79f14641
PZ
552 atomic_t event_limit;
553
e077df4f 554 void (*destroy)(struct perf_counter *);
592903cd 555 struct rcu_head rcu_head;
709e50cf
PZ
556
557 struct pid_namespace *ns;
8e5799b1 558 u64 id;
ee06094f 559#endif
0793a61d
TG
560};
561
562/**
563 * struct perf_counter_context - counter context structure
564 *
565 * Used as a container for task counters and CPU counters as well:
566 */
567struct perf_counter_context {
0793a61d 568 /*
d859e29f
PM
569 * Protect the states of the counters in the list,
570 * nr_active, and the list:
0793a61d 571 */
a308444c 572 spinlock_t lock;
d859e29f
PM
573 /*
574 * Protect the list of counters. Locking either mutex or lock
575 * is sufficient to ensure the list doesn't change; to change
576 * the list you need to lock both the mutex and the spinlock.
577 */
a308444c 578 struct mutex mutex;
04289bb9 579
a308444c
IM
580 struct list_head counter_list;
581 struct list_head event_list;
582 int nr_counters;
583 int nr_active;
584 int is_active;
585 atomic_t refcount;
586 struct task_struct *task;
53cfbf59
PM
587
588 /*
4af4998b 589 * Context clock, runs when context enabled.
53cfbf59 590 */
a308444c
IM
591 u64 time;
592 u64 timestamp;
564c2b21
PM
593
594 /*
595 * These fields let us detect when two contexts have both
596 * been cloned (inherited) from a common ancestor.
597 */
a308444c
IM
598 struct perf_counter_context *parent_ctx;
599 u64 parent_gen;
600 u64 generation;
601 int pin_count;
602 struct rcu_head rcu_head;
0793a61d
TG
603};
604
605/**
606 * struct perf_counter_cpu_context - per cpu counter context structure
607 */
608struct perf_cpu_context {
609 struct perf_counter_context ctx;
610 struct perf_counter_context *task_ctx;
611 int active_oncpu;
612 int max_pertask;
3b6f9e5c 613 int exclusive;
96f6d444
PZ
614
615 /*
616 * Recursion avoidance:
617 *
618 * task, softirq, irq, nmi context
619 */
22a4f650 620 int recursion[4];
0793a61d
TG
621};
622
829b42dd
RR
623#ifdef CONFIG_PERF_COUNTERS
624
0793a61d
TG
625/*
626 * Set by architecture code:
627 */
628extern int perf_max_counters;
629
4aeb0b42 630extern const struct pmu *hw_perf_counter_init(struct perf_counter *counter);
621a01ea 631
0793a61d 632extern void perf_counter_task_sched_in(struct task_struct *task, int cpu);
564c2b21
PM
633extern void perf_counter_task_sched_out(struct task_struct *task,
634 struct task_struct *next, int cpu);
0793a61d 635extern void perf_counter_task_tick(struct task_struct *task, int cpu);
6ab423e0 636extern int perf_counter_init_task(struct task_struct *child);
9b51f66d 637extern void perf_counter_exit_task(struct task_struct *child);
bbbee908 638extern void perf_counter_free_task(struct task_struct *task);
9974458e 639extern void set_perf_counter_pending(void);
925d519a 640extern void perf_counter_do_pending(void);
0793a61d 641extern void perf_counter_print_debug(void);
9e35ad38
PZ
642extern void __perf_disable(void);
643extern bool __perf_enable(void);
644extern void perf_disable(void);
645extern void perf_enable(void);
1d1c7ddb
IM
646extern int perf_counter_task_disable(void);
647extern int perf_counter_task_enable(void);
3cbed429
PM
648extern int hw_perf_group_sched_in(struct perf_counter *group_leader,
649 struct perf_cpu_context *cpuctx,
650 struct perf_counter_context *ctx, int cpu);
37d81828 651extern void perf_counter_update_userpage(struct perf_counter *counter);
5c92d124 652
df1a132b 653struct perf_sample_data {
a308444c
IM
654 struct pt_regs *regs;
655 u64 addr;
656 u64 period;
df1a132b
PZ
657};
658
659extern int perf_counter_overflow(struct perf_counter *counter, int nmi,
660 struct perf_sample_data *data);
661
3b6f9e5c
PM
662/*
663 * Return 1 for a software counter, 0 for a hardware counter
664 */
665static inline int is_software_counter(struct perf_counter *counter)
666{
a21ca2ca 667 return (counter->attr.type != PERF_TYPE_RAW) &&
f1a3c979
PZ
668 (counter->attr.type != PERF_TYPE_HARDWARE) &&
669 (counter->attr.type != PERF_TYPE_HW_CACHE);
3b6f9e5c
PM
670}
671
78f13e95 672extern void perf_swcounter_event(u32, u64, int, struct pt_regs *, u64);
15dbf27c 673
089dd79d
PZ
674extern void __perf_counter_mmap(struct vm_area_struct *vma);
675
676static inline void perf_counter_mmap(struct vm_area_struct *vma)
677{
678 if (vma->vm_flags & VM_EXEC)
679 __perf_counter_mmap(vma);
680}
0a4a9391 681
8d1b2d93 682extern void perf_counter_comm(struct task_struct *tsk);
60313ebe 683extern void perf_counter_fork(struct task_struct *tsk);
8d1b2d93 684
394ee076
PZ
685extern struct perf_callchain_entry *perf_callchain(struct pt_regs *regs);
686
0764771d 687extern int sysctl_perf_counter_paranoid;
c5078f78 688extern int sysctl_perf_counter_mlock;
df58ab24 689extern int sysctl_perf_counter_sample_rate;
1ccd1549 690
0d905bca
IM
691extern void perf_counter_init(void);
692
9d23a90a
PM
693#ifndef perf_misc_flags
694#define perf_misc_flags(regs) (user_mode(regs) ? PERF_EVENT_MISC_USER : \
695 PERF_EVENT_MISC_KERNEL)
696#define perf_instruction_pointer(regs) instruction_pointer(regs)
697#endif
698
0793a61d
TG
699#else
700static inline void
701perf_counter_task_sched_in(struct task_struct *task, int cpu) { }
702static inline void
910431c7
IM
703perf_counter_task_sched_out(struct task_struct *task,
704 struct task_struct *next, int cpu) { }
0793a61d
TG
705static inline void
706perf_counter_task_tick(struct task_struct *task, int cpu) { }
d3e78ee3 707static inline int perf_counter_init_task(struct task_struct *child) { return 0; }
9b51f66d 708static inline void perf_counter_exit_task(struct task_struct *child) { }
bbbee908 709static inline void perf_counter_free_task(struct task_struct *task) { }
925d519a 710static inline void perf_counter_do_pending(void) { }
0793a61d 711static inline void perf_counter_print_debug(void) { }
9e35ad38
PZ
712static inline void perf_disable(void) { }
713static inline void perf_enable(void) { }
1d1c7ddb
IM
714static inline int perf_counter_task_disable(void) { return -EINVAL; }
715static inline int perf_counter_task_enable(void) { return -EINVAL; }
15dbf27c 716
925d519a 717static inline void
78f13e95
PZ
718perf_swcounter_event(u32 event, u64 nr, int nmi,
719 struct pt_regs *regs, u64 addr) { }
0a4a9391 720
089dd79d 721static inline void perf_counter_mmap(struct vm_area_struct *vma) { }
8d1b2d93 722static inline void perf_counter_comm(struct task_struct *tsk) { }
60313ebe 723static inline void perf_counter_fork(struct task_struct *tsk) { }
0d905bca 724static inline void perf_counter_init(void) { }
0793a61d
TG
725#endif
726
f3dfd265 727#endif /* __KERNEL__ */
0793a61d 728#endif /* _LINUX_PERF_COUNTER_H */
This page took 0.09416 seconds and 5 git commands to generate.