perf, x86: Force IBS LVT offset assignment for family 10h
[deliverable/linux.git] / include / linux / perf_event.h
CommitLineData
0793a61d 1/*
57c0c15b 2 * Performance events:
0793a61d 3 *
a308444c 4 * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de>
e7e7ee2e
IM
5 * Copyright (C) 2008-2011, Red Hat, Inc., Ingo Molnar
6 * Copyright (C) 2008-2011, Red Hat, Inc., Peter Zijlstra
0793a61d 7 *
57c0c15b 8 * Data type definitions, declarations, prototypes.
0793a61d 9 *
a308444c 10 * Started by: Thomas Gleixner and Ingo Molnar
0793a61d 11 *
57c0c15b 12 * For licencing details see kernel-base/COPYING
0793a61d 13 */
cdd6c482
IM
14#ifndef _LINUX_PERF_EVENT_H
15#define _LINUX_PERF_EVENT_H
0793a61d 16
f3dfd265
PM
17#include <linux/types.h>
18#include <linux/ioctl.h>
9aaa131a 19#include <asm/byteorder.h>
0793a61d
TG
20
21/*
9f66a381
IM
22 * User-space ABI bits:
23 */
24
25/*
0d48696f 26 * attr.type
0793a61d 27 */
1c432d89 28enum perf_type_id {
a308444c
IM
29 PERF_TYPE_HARDWARE = 0,
30 PERF_TYPE_SOFTWARE = 1,
31 PERF_TYPE_TRACEPOINT = 2,
32 PERF_TYPE_HW_CACHE = 3,
33 PERF_TYPE_RAW = 4,
24f1e32c 34 PERF_TYPE_BREAKPOINT = 5,
b8e83514 35
a308444c 36 PERF_TYPE_MAX, /* non-ABI */
b8e83514 37};
6c594c21 38
b8e83514 39/*
cdd6c482
IM
40 * Generalized performance event event_id types, used by the
41 * attr.event_id parameter of the sys_perf_event_open()
a308444c 42 * syscall:
b8e83514 43 */
1c432d89 44enum perf_hw_id {
9f66a381 45 /*
b8e83514 46 * Common hardware events, generalized by the kernel:
9f66a381 47 */
f4dbfa8f
PZ
48 PERF_COUNT_HW_CPU_CYCLES = 0,
49 PERF_COUNT_HW_INSTRUCTIONS = 1,
50 PERF_COUNT_HW_CACHE_REFERENCES = 2,
51 PERF_COUNT_HW_CACHE_MISSES = 3,
52 PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4,
53 PERF_COUNT_HW_BRANCH_MISSES = 5,
54 PERF_COUNT_HW_BUS_CYCLES = 6,
8f622422
IM
55 PERF_COUNT_HW_STALLED_CYCLES_FRONTEND = 7,
56 PERF_COUNT_HW_STALLED_CYCLES_BACKEND = 8,
f4dbfa8f 57
a308444c 58 PERF_COUNT_HW_MAX, /* non-ABI */
b8e83514 59};
e077df4f 60
8326f44d 61/*
cdd6c482 62 * Generalized hardware cache events:
8326f44d 63 *
89d6c0b5 64 * { L1-D, L1-I, LLC, ITLB, DTLB, BPU, NODE } x
8326f44d
IM
65 * { read, write, prefetch } x
66 * { accesses, misses }
67 */
1c432d89 68enum perf_hw_cache_id {
a308444c
IM
69 PERF_COUNT_HW_CACHE_L1D = 0,
70 PERF_COUNT_HW_CACHE_L1I = 1,
71 PERF_COUNT_HW_CACHE_LL = 2,
72 PERF_COUNT_HW_CACHE_DTLB = 3,
73 PERF_COUNT_HW_CACHE_ITLB = 4,
74 PERF_COUNT_HW_CACHE_BPU = 5,
89d6c0b5 75 PERF_COUNT_HW_CACHE_NODE = 6,
a308444c
IM
76
77 PERF_COUNT_HW_CACHE_MAX, /* non-ABI */
8326f44d
IM
78};
79
1c432d89 80enum perf_hw_cache_op_id {
a308444c
IM
81 PERF_COUNT_HW_CACHE_OP_READ = 0,
82 PERF_COUNT_HW_CACHE_OP_WRITE = 1,
83 PERF_COUNT_HW_CACHE_OP_PREFETCH = 2,
8326f44d 84
a308444c 85 PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */
8326f44d
IM
86};
87
1c432d89
PZ
88enum perf_hw_cache_op_result_id {
89 PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0,
90 PERF_COUNT_HW_CACHE_RESULT_MISS = 1,
8326f44d 91
a308444c 92 PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */
8326f44d
IM
93};
94
b8e83514 95/*
cdd6c482
IM
96 * Special "software" events provided by the kernel, even if the hardware
97 * does not support performance events. These events measure various
b8e83514
PZ
98 * physical and sw events of the kernel (and allow the profiling of them as
99 * well):
100 */
1c432d89 101enum perf_sw_ids {
a308444c
IM
102 PERF_COUNT_SW_CPU_CLOCK = 0,
103 PERF_COUNT_SW_TASK_CLOCK = 1,
104 PERF_COUNT_SW_PAGE_FAULTS = 2,
105 PERF_COUNT_SW_CONTEXT_SWITCHES = 3,
106 PERF_COUNT_SW_CPU_MIGRATIONS = 4,
107 PERF_COUNT_SW_PAGE_FAULTS_MIN = 5,
108 PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6,
f7d79860
AB
109 PERF_COUNT_SW_ALIGNMENT_FAULTS = 7,
110 PERF_COUNT_SW_EMULATION_FAULTS = 8,
a308444c
IM
111
112 PERF_COUNT_SW_MAX, /* non-ABI */
0793a61d
TG
113};
114
8a057d84 115/*
0d48696f 116 * Bits that can be set in attr.sample_type to request information
8a057d84
PZ
117 * in the overflow packets.
118 */
cdd6c482 119enum perf_event_sample_format {
a308444c
IM
120 PERF_SAMPLE_IP = 1U << 0,
121 PERF_SAMPLE_TID = 1U << 1,
122 PERF_SAMPLE_TIME = 1U << 2,
123 PERF_SAMPLE_ADDR = 1U << 3,
3dab77fb 124 PERF_SAMPLE_READ = 1U << 4,
a308444c
IM
125 PERF_SAMPLE_CALLCHAIN = 1U << 5,
126 PERF_SAMPLE_ID = 1U << 6,
127 PERF_SAMPLE_CPU = 1U << 7,
128 PERF_SAMPLE_PERIOD = 1U << 8,
7f453c24 129 PERF_SAMPLE_STREAM_ID = 1U << 9,
3a43ce68 130 PERF_SAMPLE_RAW = 1U << 10,
974802ea 131
f413cdb8 132 PERF_SAMPLE_MAX = 1U << 11, /* non-ABI */
8a057d84
PZ
133};
134
53cfbf59 135/*
cdd6c482 136 * The format of the data returned by read() on a perf event fd,
3dab77fb
PZ
137 * as specified by attr.read_format:
138 *
139 * struct read_format {
57c0c15b 140 * { u64 value;
d7ebe75b
VW
141 * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED
142 * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING
57c0c15b
IM
143 * { u64 id; } && PERF_FORMAT_ID
144 * } && !PERF_FORMAT_GROUP
3dab77fb 145 *
57c0c15b 146 * { u64 nr;
d7ebe75b
VW
147 * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED
148 * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING
57c0c15b
IM
149 * { u64 value;
150 * { u64 id; } && PERF_FORMAT_ID
151 * } cntr[nr];
152 * } && PERF_FORMAT_GROUP
3dab77fb 153 * };
53cfbf59 154 */
cdd6c482 155enum perf_event_read_format {
a308444c
IM
156 PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0,
157 PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1,
158 PERF_FORMAT_ID = 1U << 2,
3dab77fb 159 PERF_FORMAT_GROUP = 1U << 3,
974802ea 160
57c0c15b 161 PERF_FORMAT_MAX = 1U << 4, /* non-ABI */
53cfbf59
PM
162};
163
974802ea
PZ
164#define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */
165
9f66a381 166/*
cdd6c482 167 * Hardware event_id to monitor via a performance monitoring event:
9f66a381 168 */
cdd6c482 169struct perf_event_attr {
974802ea 170
f4a2deb4 171 /*
a21ca2ca
IM
172 * Major type: hardware/software/tracepoint/etc.
173 */
174 __u32 type;
974802ea
PZ
175
176 /*
177 * Size of the attr structure, for fwd/bwd compat.
178 */
179 __u32 size;
a21ca2ca
IM
180
181 /*
182 * Type specific configuration information.
f4a2deb4
PZ
183 */
184 __u64 config;
9f66a381 185
60db5e09 186 union {
b23f3325
PZ
187 __u64 sample_period;
188 __u64 sample_freq;
60db5e09
PZ
189 };
190
b23f3325
PZ
191 __u64 sample_type;
192 __u64 read_format;
9f66a381 193
2743a5b0 194 __u64 disabled : 1, /* off by default */
0475f9ea
PM
195 inherit : 1, /* children inherit it */
196 pinned : 1, /* must always be on PMU */
197 exclusive : 1, /* only group on PMU */
198 exclude_user : 1, /* don't count user */
199 exclude_kernel : 1, /* ditto kernel */
200 exclude_hv : 1, /* ditto hypervisor */
2743a5b0 201 exclude_idle : 1, /* don't count when idle */
0a4a9391 202 mmap : 1, /* include mmap data */
8d1b2d93 203 comm : 1, /* include comm data */
60db5e09 204 freq : 1, /* use freq, not period */
bfbd3381 205 inherit_stat : 1, /* per task counts */
57e7986e 206 enable_on_exec : 1, /* next exec enables */
9f498cc5 207 task : 1, /* trace fork/exit */
2667de81 208 watermark : 1, /* wakeup_watermark */
ab608344
PZ
209 /*
210 * precise_ip:
211 *
212 * 0 - SAMPLE_IP can have arbitrary skid
213 * 1 - SAMPLE_IP must have constant skid
214 * 2 - SAMPLE_IP requested to have 0 skid
215 * 3 - SAMPLE_IP must have 0 skid
216 *
217 * See also PERF_RECORD_MISC_EXACT_IP
218 */
219 precise_ip : 2, /* skid constraint */
3af9e859 220 mmap_data : 1, /* non-exec mmap data */
c980d109 221 sample_id_all : 1, /* sample_type all events */
ab608344 222
a240f761
JR
223 exclude_host : 1, /* don't count in host */
224 exclude_guest : 1, /* don't count in guest */
225
226 __reserved_1 : 43;
2743a5b0 227
2667de81
PZ
228 union {
229 __u32 wakeup_events; /* wakeup every n events */
230 __u32 wakeup_watermark; /* bytes before wakeup */
231 };
24f1e32c 232
f13c12c6 233 __u32 bp_type;
a7e3ed1e
AK
234 union {
235 __u64 bp_addr;
236 __u64 config1; /* extension of config */
237 };
238 union {
239 __u64 bp_len;
240 __u64 config2; /* extension of config1 */
241 };
eab656ae
TG
242};
243
d859e29f 244/*
cdd6c482 245 * Ioctls that can be done on a perf event fd:
d859e29f 246 */
cdd6c482 247#define PERF_EVENT_IOC_ENABLE _IO ('$', 0)
57c0c15b
IM
248#define PERF_EVENT_IOC_DISABLE _IO ('$', 1)
249#define PERF_EVENT_IOC_REFRESH _IO ('$', 2)
cdd6c482 250#define PERF_EVENT_IOC_RESET _IO ('$', 3)
4c49b128 251#define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64)
cdd6c482 252#define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5)
6fb2915d 253#define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *)
cdd6c482
IM
254
255enum perf_event_ioc_flags {
3df5edad
PZ
256 PERF_IOC_FLAG_GROUP = 1U << 0,
257};
d859e29f 258
37d81828
PM
259/*
260 * Structure of the page that can be mapped via mmap
261 */
cdd6c482 262struct perf_event_mmap_page {
37d81828
PM
263 __u32 version; /* version number of this structure */
264 __u32 compat_version; /* lowest version this is compat with */
38ff667b
PZ
265
266 /*
cdd6c482 267 * Bits needed to read the hw events in user-space.
38ff667b 268 *
92f22a38
PZ
269 * u32 seq;
270 * s64 count;
38ff667b 271 *
a2e87d06
PZ
272 * do {
273 * seq = pc->lock;
38ff667b 274 *
a2e87d06
PZ
275 * barrier()
276 * if (pc->index) {
277 * count = pmc_read(pc->index - 1);
278 * count += pc->offset;
279 * } else
280 * goto regular_read;
38ff667b 281 *
a2e87d06
PZ
282 * barrier();
283 * } while (pc->lock != seq);
38ff667b 284 *
92f22a38
PZ
285 * NOTE: for obvious reason this only works on self-monitoring
286 * processes.
38ff667b 287 */
37d81828 288 __u32 lock; /* seqlock for synchronization */
cdd6c482
IM
289 __u32 index; /* hardware event identifier */
290 __s64 offset; /* add to hardware event value */
291 __u64 time_enabled; /* time event active */
292 __u64 time_running; /* time event on cpu */
7b732a75 293
41f95331
PZ
294 /*
295 * Hole for extension of the self monitor capabilities
296 */
297
7f8b4e4e 298 __u64 __reserved[123]; /* align to 1k */
41f95331 299
38ff667b
PZ
300 /*
301 * Control data for the mmap() data buffer.
302 *
43a21ea8
PZ
303 * User-space reading the @data_head value should issue an rmb(), on
304 * SMP capable platforms, after reading this value -- see
cdd6c482 305 * perf_event_wakeup().
43a21ea8
PZ
306 *
307 * When the mapping is PROT_WRITE the @data_tail value should be
308 * written by userspace to reflect the last read data. In this case
309 * the kernel will not over-write unread data.
38ff667b 310 */
8e3747c1 311 __u64 data_head; /* head in the data section */
43a21ea8 312 __u64 data_tail; /* user-space written tail */
37d81828
PM
313};
314
39447b38 315#define PERF_RECORD_MISC_CPUMODE_MASK (7 << 0)
184f412c 316#define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0)
cdd6c482
IM
317#define PERF_RECORD_MISC_KERNEL (1 << 0)
318#define PERF_RECORD_MISC_USER (2 << 0)
319#define PERF_RECORD_MISC_HYPERVISOR (3 << 0)
39447b38
ZY
320#define PERF_RECORD_MISC_GUEST_KERNEL (4 << 0)
321#define PERF_RECORD_MISC_GUEST_USER (5 << 0)
6fab0192 322
ab608344
PZ
323/*
324 * Indicates that the content of PERF_SAMPLE_IP points to
325 * the actual instruction that triggered the event. See also
326 * perf_event_attr::precise_ip.
327 */
328#define PERF_RECORD_MISC_EXACT_IP (1 << 14)
ef21f683
PZ
329/*
330 * Reserve the last bit to indicate some extended misc field
331 */
332#define PERF_RECORD_MISC_EXT_RESERVED (1 << 15)
333
5c148194
PZ
334struct perf_event_header {
335 __u32 type;
6fab0192
PZ
336 __u16 misc;
337 __u16 size;
5c148194
PZ
338};
339
340enum perf_event_type {
5ed00415 341
0c593b34 342 /*
c980d109
ACM
343 * If perf_event_attr.sample_id_all is set then all event types will
344 * have the sample_type selected fields related to where/when
345 * (identity) an event took place (TID, TIME, ID, CPU, STREAM_ID)
346 * described in PERF_RECORD_SAMPLE below, it will be stashed just after
347 * the perf_event_header and the fields already present for the existing
348 * fields, i.e. at the end of the payload. That way a newer perf.data
349 * file will be supported by older perf tools, with these new optional
350 * fields being ignored.
351 *
0c593b34
PZ
352 * The MMAP events record the PROT_EXEC mappings so that we can
353 * correlate userspace IPs to code. They have the following structure:
354 *
355 * struct {
0127c3ea 356 * struct perf_event_header header;
0c593b34 357 *
0127c3ea
IM
358 * u32 pid, tid;
359 * u64 addr;
360 * u64 len;
361 * u64 pgoff;
362 * char filename[];
0c593b34
PZ
363 * };
364 */
cdd6c482 365 PERF_RECORD_MMAP = 1,
0a4a9391 366
43a21ea8
PZ
367 /*
368 * struct {
57c0c15b
IM
369 * struct perf_event_header header;
370 * u64 id;
371 * u64 lost;
43a21ea8
PZ
372 * };
373 */
cdd6c482 374 PERF_RECORD_LOST = 2,
43a21ea8 375
8d1b2d93
PZ
376 /*
377 * struct {
0127c3ea 378 * struct perf_event_header header;
8d1b2d93 379 *
0127c3ea
IM
380 * u32 pid, tid;
381 * char comm[];
8d1b2d93
PZ
382 * };
383 */
cdd6c482 384 PERF_RECORD_COMM = 3,
8d1b2d93 385
9f498cc5
PZ
386 /*
387 * struct {
388 * struct perf_event_header header;
389 * u32 pid, ppid;
390 * u32 tid, ptid;
393b2ad8 391 * u64 time;
9f498cc5
PZ
392 * };
393 */
cdd6c482 394 PERF_RECORD_EXIT = 4,
9f498cc5 395
26b119bc
PZ
396 /*
397 * struct {
0127c3ea
IM
398 * struct perf_event_header header;
399 * u64 time;
689802b2 400 * u64 id;
7f453c24 401 * u64 stream_id;
a78ac325
PZ
402 * };
403 */
184f412c
IM
404 PERF_RECORD_THROTTLE = 5,
405 PERF_RECORD_UNTHROTTLE = 6,
a78ac325 406
60313ebe
PZ
407 /*
408 * struct {
a21ca2ca
IM
409 * struct perf_event_header header;
410 * u32 pid, ppid;
9f498cc5 411 * u32 tid, ptid;
a6f10a2f 412 * u64 time;
60313ebe
PZ
413 * };
414 */
cdd6c482 415 PERF_RECORD_FORK = 7,
60313ebe 416
38b200d6
PZ
417 /*
418 * struct {
184f412c
IM
419 * struct perf_event_header header;
420 * u32 pid, tid;
3dab77fb 421 *
184f412c 422 * struct read_format values;
38b200d6
PZ
423 * };
424 */
cdd6c482 425 PERF_RECORD_READ = 8,
38b200d6 426
8a057d84 427 /*
0c593b34 428 * struct {
0127c3ea 429 * struct perf_event_header header;
0c593b34 430 *
43a21ea8
PZ
431 * { u64 ip; } && PERF_SAMPLE_IP
432 * { u32 pid, tid; } && PERF_SAMPLE_TID
433 * { u64 time; } && PERF_SAMPLE_TIME
434 * { u64 addr; } && PERF_SAMPLE_ADDR
e6e18ec7 435 * { u64 id; } && PERF_SAMPLE_ID
7f453c24 436 * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID
43a21ea8 437 * { u32 cpu, res; } && PERF_SAMPLE_CPU
57c0c15b 438 * { u64 period; } && PERF_SAMPLE_PERIOD
0c593b34 439 *
3dab77fb 440 * { struct read_format values; } && PERF_SAMPLE_READ
0c593b34 441 *
f9188e02 442 * { u64 nr,
43a21ea8 443 * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN
3dab77fb 444 *
57c0c15b
IM
445 * #
446 * # The RAW record below is opaque data wrt the ABI
447 * #
448 * # That is, the ABI doesn't make any promises wrt to
449 * # the stability of its content, it may vary depending
450 * # on event, hardware, kernel version and phase of
451 * # the moon.
452 * #
453 * # In other words, PERF_SAMPLE_RAW contents are not an ABI.
454 * #
3dab77fb 455 *
a044560c
PZ
456 * { u32 size;
457 * char data[size];}&& PERF_SAMPLE_RAW
0c593b34 458 * };
8a057d84 459 */
184f412c 460 PERF_RECORD_SAMPLE = 9,
e6e18ec7 461
cdd6c482 462 PERF_RECORD_MAX, /* non-ABI */
5c148194
PZ
463};
464
f9188e02
PZ
465enum perf_callchain_context {
466 PERF_CONTEXT_HV = (__u64)-32,
467 PERF_CONTEXT_KERNEL = (__u64)-128,
468 PERF_CONTEXT_USER = (__u64)-512,
7522060c 469
f9188e02
PZ
470 PERF_CONTEXT_GUEST = (__u64)-2048,
471 PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176,
472 PERF_CONTEXT_GUEST_USER = (__u64)-2560,
473
474 PERF_CONTEXT_MAX = (__u64)-4095,
7522060c
IM
475};
476
e7e7ee2e
IM
477#define PERF_FLAG_FD_NO_GROUP (1U << 0)
478#define PERF_FLAG_FD_OUTPUT (1U << 1)
479#define PERF_FLAG_PID_CGROUP (1U << 2) /* pid=cgroup id, per-cpu mode only */
a4be7c27 480
f3dfd265 481#ifdef __KERNEL__
9f66a381 482/*
f3dfd265 483 * Kernel-internal data types and definitions:
9f66a381
IM
484 */
485
cdd6c482 486#ifdef CONFIG_PERF_EVENTS
e5d1367f 487# include <linux/cgroup.h>
cdd6c482 488# include <asm/perf_event.h>
7be79236 489# include <asm/local64.h>
f3dfd265
PM
490#endif
491
39447b38 492struct perf_guest_info_callbacks {
e7e7ee2e
IM
493 int (*is_in_guest)(void);
494 int (*is_user_mode)(void);
495 unsigned long (*get_guest_ip)(void);
39447b38
ZY
496};
497
2ff6cfd7
AB
498#ifdef CONFIG_HAVE_HW_BREAKPOINT
499#include <asm/hw_breakpoint.h>
500#endif
501
f3dfd265
PM
502#include <linux/list.h>
503#include <linux/mutex.h>
504#include <linux/rculist.h>
505#include <linux/rcupdate.h>
506#include <linux/spinlock.h>
d6d020e9 507#include <linux/hrtimer.h>
3c446b3d 508#include <linux/fs.h>
709e50cf 509#include <linux/pid_namespace.h>
906010b2 510#include <linux/workqueue.h>
5331d7b8 511#include <linux/ftrace.h>
85cfabbc 512#include <linux/cpu.h>
e360adbe 513#include <linux/irq_work.h>
d430d3d7 514#include <linux/jump_label.h>
60063497 515#include <linux/atomic.h>
fa588151 516#include <asm/local.h>
f3dfd265 517
f9188e02
PZ
518#define PERF_MAX_STACK_DEPTH 255
519
520struct perf_callchain_entry {
521 __u64 nr;
522 __u64 ip[PERF_MAX_STACK_DEPTH];
523};
524
3a43ce68
FW
525struct perf_raw_record {
526 u32 size;
527 void *data;
f413cdb8
FW
528};
529
caff2bef
PZ
530struct perf_branch_entry {
531 __u64 from;
532 __u64 to;
533 __u64 flags;
534};
535
536struct perf_branch_stack {
537 __u64 nr;
538 struct perf_branch_entry entries[0];
539};
540
f3dfd265
PM
541struct task_struct;
542
efc9f05d
SE
543/*
544 * extra PMU register associated with an event
545 */
546struct hw_perf_event_extra {
547 u64 config; /* register value */
548 unsigned int reg; /* register address or index */
549 int alloc; /* extra register already allocated */
550 int idx; /* index in shared_regs->regs[] */
551};
552
0793a61d 553/**
cdd6c482 554 * struct hw_perf_event - performance event hardware details:
0793a61d 555 */
cdd6c482
IM
556struct hw_perf_event {
557#ifdef CONFIG_PERF_EVENTS
d6d020e9
PZ
558 union {
559 struct { /* hardware */
a308444c 560 u64 config;
447a194b 561 u64 last_tag;
a308444c 562 unsigned long config_base;
cdd6c482 563 unsigned long event_base;
a308444c 564 int idx;
447a194b 565 int last_cpu;
efc9f05d 566 struct hw_perf_event_extra extra_reg;
d6d020e9 567 };
721a669b 568 struct { /* software */
a308444c 569 struct hrtimer hrtimer;
d6d020e9 570 };
24f1e32c 571#ifdef CONFIG_HAVE_HW_BREAKPOINT
45a73372
FW
572 struct { /* breakpoint */
573 struct arch_hw_breakpoint info;
574 struct list_head bp_list;
d580ff86
PZ
575 /*
576 * Crufty hack to avoid the chicken and egg
577 * problem hw_breakpoint has with context
578 * creation and event initalization.
579 */
580 struct task_struct *bp_target;
45a73372 581 };
24f1e32c 582#endif
d6d020e9 583 };
a4eaf7f1 584 int state;
e7850595 585 local64_t prev_count;
b23f3325 586 u64 sample_period;
9e350de3 587 u64 last_period;
e7850595 588 local64_t period_left;
60db5e09 589 u64 interrupts;
6a24ed6c 590
abd50713
PZ
591 u64 freq_time_stamp;
592 u64 freq_count_stamp;
ee06094f 593#endif
0793a61d
TG
594};
595
a4eaf7f1
PZ
596/*
597 * hw_perf_event::state flags
598 */
599#define PERF_HES_STOPPED 0x01 /* the counter is stopped */
600#define PERF_HES_UPTODATE 0x02 /* event->count up-to-date */
601#define PERF_HES_ARCH 0x04
602
cdd6c482 603struct perf_event;
621a01ea 604
8d2cacbb
PZ
605/*
606 * Common implementation detail of pmu::{start,commit,cancel}_txn
607 */
608#define PERF_EVENT_TXN 0x1
6bde9b6c 609
621a01ea 610/**
4aeb0b42 611 * struct pmu - generic performance monitoring unit
621a01ea 612 */
4aeb0b42 613struct pmu {
b0a873eb
PZ
614 struct list_head entry;
615
abe43400 616 struct device *dev;
2e80a82a
PZ
617 char *name;
618 int type;
619
108b02cf
PZ
620 int * __percpu pmu_disable_count;
621 struct perf_cpu_context * __percpu pmu_cpu_context;
8dc85d54 622 int task_ctx_nr;
6bde9b6c
LM
623
624 /*
a4eaf7f1
PZ
625 * Fully disable/enable this PMU, can be used to protect from the PMI
626 * as well as for lazy/batch writing of the MSRs.
6bde9b6c 627 */
ad5133b7
PZ
628 void (*pmu_enable) (struct pmu *pmu); /* optional */
629 void (*pmu_disable) (struct pmu *pmu); /* optional */
6bde9b6c 630
8d2cacbb 631 /*
a4eaf7f1 632 * Try and initialize the event for this PMU.
24cd7f54 633 * Should return -ENOENT when the @event doesn't match this PMU.
8d2cacbb 634 */
b0a873eb
PZ
635 int (*event_init) (struct perf_event *event);
636
a4eaf7f1
PZ
637#define PERF_EF_START 0x01 /* start the counter when adding */
638#define PERF_EF_RELOAD 0x02 /* reload the counter when starting */
639#define PERF_EF_UPDATE 0x04 /* update the counter when stopping */
640
8d2cacbb 641 /*
a4eaf7f1
PZ
642 * Adds/Removes a counter to/from the PMU, can be done inside
643 * a transaction, see the ->*_txn() methods.
644 */
645 int (*add) (struct perf_event *event, int flags);
646 void (*del) (struct perf_event *event, int flags);
647
648 /*
649 * Starts/Stops a counter present on the PMU. The PMI handler
650 * should stop the counter when perf_event_overflow() returns
651 * !0. ->start() will be used to continue.
652 */
653 void (*start) (struct perf_event *event, int flags);
654 void (*stop) (struct perf_event *event, int flags);
655
656 /*
657 * Updates the counter value of the event.
658 */
cdd6c482 659 void (*read) (struct perf_event *event);
6bde9b6c
LM
660
661 /*
24cd7f54
PZ
662 * Group events scheduling is treated as a transaction, add
663 * group events as a whole and perform one schedulability test.
664 * If the test fails, roll back the whole group
a4eaf7f1
PZ
665 *
666 * Start the transaction, after this ->add() doesn't need to
24cd7f54 667 * do schedulability tests.
8d2cacbb 668 */
e7e7ee2e 669 void (*start_txn) (struct pmu *pmu); /* optional */
8d2cacbb 670 /*
a4eaf7f1 671 * If ->start_txn() disabled the ->add() schedulability test
8d2cacbb
PZ
672 * then ->commit_txn() is required to perform one. On success
673 * the transaction is closed. On error the transaction is kept
674 * open until ->cancel_txn() is called.
675 */
e7e7ee2e 676 int (*commit_txn) (struct pmu *pmu); /* optional */
8d2cacbb 677 /*
a4eaf7f1 678 * Will cancel the transaction, assumes ->del() is called
25985edc 679 * for each successful ->add() during the transaction.
8d2cacbb 680 */
e7e7ee2e 681 void (*cancel_txn) (struct pmu *pmu); /* optional */
621a01ea
IM
682};
683
6a930700 684/**
cdd6c482 685 * enum perf_event_active_state - the states of a event
6a930700 686 */
cdd6c482 687enum perf_event_active_state {
57c0c15b 688 PERF_EVENT_STATE_ERROR = -2,
cdd6c482
IM
689 PERF_EVENT_STATE_OFF = -1,
690 PERF_EVENT_STATE_INACTIVE = 0,
57c0c15b 691 PERF_EVENT_STATE_ACTIVE = 1,
6a930700
IM
692};
693
9b51f66d 694struct file;
453f19ee
PZ
695struct perf_sample_data;
696
a8b0ca17 697typedef void (*perf_overflow_handler_t)(struct perf_event *,
b326e956
FW
698 struct perf_sample_data *,
699 struct pt_regs *regs);
700
d6f962b5 701enum perf_group_flag {
e7e7ee2e 702 PERF_GROUP_SOFTWARE = 0x1,
d6f962b5
FW
703};
704
e7e7ee2e
IM
705#define SWEVENT_HLIST_BITS 8
706#define SWEVENT_HLIST_SIZE (1 << SWEVENT_HLIST_BITS)
76e1d904
FW
707
708struct swevent_hlist {
e7e7ee2e
IM
709 struct hlist_head heads[SWEVENT_HLIST_SIZE];
710 struct rcu_head rcu_head;
76e1d904
FW
711};
712
8a49542c
PZ
713#define PERF_ATTACH_CONTEXT 0x01
714#define PERF_ATTACH_GROUP 0x02
d580ff86 715#define PERF_ATTACH_TASK 0x04
8a49542c 716
e5d1367f
SE
717#ifdef CONFIG_CGROUP_PERF
718/*
719 * perf_cgroup_info keeps track of time_enabled for a cgroup.
720 * This is a per-cpu dynamically allocated data structure.
721 */
722struct perf_cgroup_info {
e7e7ee2e
IM
723 u64 time;
724 u64 timestamp;
e5d1367f
SE
725};
726
727struct perf_cgroup {
e7e7ee2e
IM
728 struct cgroup_subsys_state css;
729 struct perf_cgroup_info *info; /* timing info, one per cpu */
e5d1367f
SE
730};
731#endif
732
76369139
FW
733struct ring_buffer;
734
0793a61d 735/**
cdd6c482 736 * struct perf_event - performance event kernel representation:
0793a61d 737 */
cdd6c482
IM
738struct perf_event {
739#ifdef CONFIG_PERF_EVENTS
65abc865 740 struct list_head group_entry;
592903cd 741 struct list_head event_entry;
04289bb9 742 struct list_head sibling_list;
76e1d904 743 struct hlist_node hlist_entry;
0127c3ea 744 int nr_siblings;
d6f962b5 745 int group_flags;
cdd6c482 746 struct perf_event *group_leader;
a4eaf7f1 747 struct pmu *pmu;
04289bb9 748
cdd6c482 749 enum perf_event_active_state state;
8a49542c 750 unsigned int attach_state;
e7850595 751 local64_t count;
a6e6dea6 752 atomic64_t child_count;
ee06094f 753
53cfbf59 754 /*
cdd6c482 755 * These are the total time in nanoseconds that the event
53cfbf59 756 * has been enabled (i.e. eligible to run, and the task has
cdd6c482 757 * been scheduled in, if this is a per-task event)
53cfbf59
PM
758 * and running (scheduled onto the CPU), respectively.
759 *
760 * They are computed from tstamp_enabled, tstamp_running and
cdd6c482 761 * tstamp_stopped when the event is in INACTIVE or ACTIVE state.
53cfbf59
PM
762 */
763 u64 total_time_enabled;
764 u64 total_time_running;
765
766 /*
767 * These are timestamps used for computing total_time_enabled
cdd6c482 768 * and total_time_running when the event is in INACTIVE or
53cfbf59
PM
769 * ACTIVE state, measured in nanoseconds from an arbitrary point
770 * in time.
cdd6c482
IM
771 * tstamp_enabled: the notional time when the event was enabled
772 * tstamp_running: the notional time when the event was scheduled on
53cfbf59 773 * tstamp_stopped: in INACTIVE state, the notional time when the
cdd6c482 774 * event was scheduled off.
53cfbf59
PM
775 */
776 u64 tstamp_enabled;
777 u64 tstamp_running;
778 u64 tstamp_stopped;
779
eed01528
SE
780 /*
781 * timestamp shadows the actual context timing but it can
782 * be safely used in NMI interrupt context. It reflects the
783 * context time as it was when the event was last scheduled in.
784 *
785 * ctx_time already accounts for ctx->timestamp. Therefore to
786 * compute ctx_time for a sample, simply add perf_clock().
787 */
788 u64 shadow_ctx_time;
789
24f1e32c 790 struct perf_event_attr attr;
c320c7b7 791 u16 header_size;
6844c09d 792 u16 id_header_size;
c320c7b7 793 u16 read_size;
cdd6c482 794 struct hw_perf_event hw;
0793a61d 795
cdd6c482 796 struct perf_event_context *ctx;
9b51f66d 797 struct file *filp;
0793a61d 798
53cfbf59
PM
799 /*
800 * These accumulate total time (in nanoseconds) that children
cdd6c482 801 * events have been enabled and running, respectively.
53cfbf59
PM
802 */
803 atomic64_t child_total_time_enabled;
804 atomic64_t child_total_time_running;
805
0793a61d 806 /*
d859e29f 807 * Protect attach/detach and child_list:
0793a61d 808 */
fccc714b
PZ
809 struct mutex child_mutex;
810 struct list_head child_list;
cdd6c482 811 struct perf_event *parent;
0793a61d
TG
812
813 int oncpu;
814 int cpu;
815
082ff5a2
PZ
816 struct list_head owner_entry;
817 struct task_struct *owner;
818
7b732a75
PZ
819 /* mmap bits */
820 struct mutex mmap_mutex;
821 atomic_t mmap_count;
ac9721f3
PZ
822 int mmap_locked;
823 struct user_struct *mmap_user;
76369139 824 struct ring_buffer *rb;
37d81828 825
7b732a75 826 /* poll related */
0793a61d 827 wait_queue_head_t waitq;
3c446b3d 828 struct fasync_struct *fasync;
79f14641
PZ
829
830 /* delayed work for NMIs and such */
831 int pending_wakeup;
4c9e2542 832 int pending_kill;
79f14641 833 int pending_disable;
e360adbe 834 struct irq_work pending;
592903cd 835
79f14641
PZ
836 atomic_t event_limit;
837
cdd6c482 838 void (*destroy)(struct perf_event *);
592903cd 839 struct rcu_head rcu_head;
709e50cf
PZ
840
841 struct pid_namespace *ns;
8e5799b1 842 u64 id;
6fb2915d 843
b326e956 844 perf_overflow_handler_t overflow_handler;
4dc0da86 845 void *overflow_handler_context;
453f19ee 846
07b139c8 847#ifdef CONFIG_EVENT_TRACING
1c024eca 848 struct ftrace_event_call *tp_event;
6fb2915d 849 struct event_filter *filter;
ee06094f 850#endif
6fb2915d 851
e5d1367f
SE
852#ifdef CONFIG_CGROUP_PERF
853 struct perf_cgroup *cgrp; /* cgroup event is attach to */
854 int cgrp_defer_enabled;
855#endif
856
6fb2915d 857#endif /* CONFIG_PERF_EVENTS */
0793a61d
TG
858};
859
b04243ef
PZ
860enum perf_event_context_type {
861 task_context,
862 cpu_context,
863};
864
0793a61d 865/**
cdd6c482 866 * struct perf_event_context - event context structure
0793a61d 867 *
cdd6c482 868 * Used as a container for task events and CPU events as well:
0793a61d 869 */
cdd6c482 870struct perf_event_context {
108b02cf 871 struct pmu *pmu;
ee643c41 872 enum perf_event_context_type type;
0793a61d 873 /*
cdd6c482 874 * Protect the states of the events in the list,
d859e29f 875 * nr_active, and the list:
0793a61d 876 */
e625cce1 877 raw_spinlock_t lock;
d859e29f 878 /*
cdd6c482 879 * Protect the list of events. Locking either mutex or lock
d859e29f
PM
880 * is sufficient to ensure the list doesn't change; to change
881 * the list you need to lock both the mutex and the spinlock.
882 */
a308444c 883 struct mutex mutex;
04289bb9 884
889ff015
FW
885 struct list_head pinned_groups;
886 struct list_head flexible_groups;
a308444c 887 struct list_head event_list;
cdd6c482 888 int nr_events;
a308444c
IM
889 int nr_active;
890 int is_active;
bfbd3381 891 int nr_stat;
dddd3379 892 int rotate_disable;
a308444c
IM
893 atomic_t refcount;
894 struct task_struct *task;
53cfbf59
PM
895
896 /*
4af4998b 897 * Context clock, runs when context enabled.
53cfbf59 898 */
a308444c
IM
899 u64 time;
900 u64 timestamp;
564c2b21
PM
901
902 /*
903 * These fields let us detect when two contexts have both
904 * been cloned (inherited) from a common ancestor.
905 */
cdd6c482 906 struct perf_event_context *parent_ctx;
a308444c
IM
907 u64 parent_gen;
908 u64 generation;
909 int pin_count;
e5d1367f 910 int nr_cgroups; /* cgroup events present */
28009ce4 911 struct rcu_head rcu_head;
0793a61d
TG
912};
913
7ae07ea3
FW
914/*
915 * Number of contexts where an event can trigger:
e7e7ee2e 916 * task, softirq, hardirq, nmi.
7ae07ea3
FW
917 */
918#define PERF_NR_CONTEXTS 4
919
0793a61d 920/**
cdd6c482 921 * struct perf_event_cpu_context - per cpu event context structure
0793a61d
TG
922 */
923struct perf_cpu_context {
cdd6c482
IM
924 struct perf_event_context ctx;
925 struct perf_event_context *task_ctx;
0793a61d 926 int active_oncpu;
3b6f9e5c 927 int exclusive;
e9d2b064
PZ
928 struct list_head rotation_list;
929 int jiffies_interval;
51676957 930 struct pmu *active_pmu;
e5d1367f 931 struct perf_cgroup *cgrp;
0793a61d
TG
932};
933
5622f295 934struct perf_output_handle {
57c0c15b 935 struct perf_event *event;
76369139 936 struct ring_buffer *rb;
6d1acfd5 937 unsigned long wakeup;
5d967a8b
PZ
938 unsigned long size;
939 void *addr;
940 int page;
5622f295
MM
941};
942
cdd6c482 943#ifdef CONFIG_PERF_EVENTS
829b42dd 944
2e80a82a 945extern int perf_pmu_register(struct pmu *pmu, char *name, int type);
b0a873eb 946extern void perf_pmu_unregister(struct pmu *pmu);
621a01ea 947
3bf101ba 948extern int perf_num_counters(void);
84c79910 949extern const char *perf_pmu_name(void);
a8d757ef
SE
950extern void __perf_event_task_sched_in(struct task_struct *prev,
951 struct task_struct *task);
952extern void __perf_event_task_sched_out(struct task_struct *prev,
953 struct task_struct *next);
cdd6c482
IM
954extern int perf_event_init_task(struct task_struct *child);
955extern void perf_event_exit_task(struct task_struct *child);
956extern void perf_event_free_task(struct task_struct *task);
4e231c79 957extern void perf_event_delayed_put(struct task_struct *task);
cdd6c482 958extern void perf_event_print_debug(void);
33696fc0
PZ
959extern void perf_pmu_disable(struct pmu *pmu);
960extern void perf_pmu_enable(struct pmu *pmu);
cdd6c482
IM
961extern int perf_event_task_disable(void);
962extern int perf_event_task_enable(void);
26ca5c11 963extern int perf_event_refresh(struct perf_event *event, int refresh);
cdd6c482 964extern void perf_event_update_userpage(struct perf_event *event);
fb0459d7
AV
965extern int perf_event_release_kernel(struct perf_event *event);
966extern struct perf_event *
967perf_event_create_kernel_counter(struct perf_event_attr *attr,
968 int cpu,
38a81da2 969 struct task_struct *task,
4dc0da86
AK
970 perf_overflow_handler_t callback,
971 void *context);
59ed446f
PZ
972extern u64 perf_event_read_value(struct perf_event *event,
973 u64 *enabled, u64 *running);
5c92d124 974
df1a132b 975struct perf_sample_data {
5622f295
MM
976 u64 type;
977
978 u64 ip;
979 struct {
980 u32 pid;
981 u32 tid;
982 } tid_entry;
983 u64 time;
a308444c 984 u64 addr;
5622f295
MM
985 u64 id;
986 u64 stream_id;
987 struct {
988 u32 cpu;
989 u32 reserved;
990 } cpu_entry;
a308444c 991 u64 period;
5622f295 992 struct perf_callchain_entry *callchain;
3a43ce68 993 struct perf_raw_record *raw;
df1a132b
PZ
994};
995
e7e7ee2e 996static inline void perf_sample_data_init(struct perf_sample_data *data, u64 addr)
dc1d628a
PZ
997{
998 data->addr = addr;
999 data->raw = NULL;
1000}
1001
5622f295
MM
1002extern void perf_output_sample(struct perf_output_handle *handle,
1003 struct perf_event_header *header,
1004 struct perf_sample_data *data,
cdd6c482 1005 struct perf_event *event);
5622f295
MM
1006extern void perf_prepare_sample(struct perf_event_header *header,
1007 struct perf_sample_data *data,
cdd6c482 1008 struct perf_event *event,
5622f295
MM
1009 struct pt_regs *regs);
1010
a8b0ca17 1011extern int perf_event_overflow(struct perf_event *event,
5622f295
MM
1012 struct perf_sample_data *data,
1013 struct pt_regs *regs);
df1a132b 1014
6c7e550f
FBH
1015static inline bool is_sampling_event(struct perf_event *event)
1016{
1017 return event->attr.sample_period != 0;
1018}
1019
3b6f9e5c 1020/*
cdd6c482 1021 * Return 1 for a software event, 0 for a hardware event
3b6f9e5c 1022 */
cdd6c482 1023static inline int is_software_event(struct perf_event *event)
3b6f9e5c 1024{
89a1e187 1025 return event->pmu->task_ctx_nr == perf_sw_context;
3b6f9e5c
PM
1026}
1027
d430d3d7 1028extern struct jump_label_key perf_swevent_enabled[PERF_COUNT_SW_MAX];
f29ac756 1029
a8b0ca17 1030extern void __perf_sw_event(u32, u64, struct pt_regs *, u64);
f29ac756 1031
b0f82b81 1032#ifndef perf_arch_fetch_caller_regs
e7e7ee2e 1033static inline void perf_arch_fetch_caller_regs(struct pt_regs *regs, unsigned long ip) { }
b0f82b81 1034#endif
5331d7b8
FW
1035
1036/*
1037 * Take a snapshot of the regs. Skip ip and frame pointer to
1038 * the nth caller. We only need a few of the regs:
1039 * - ip for PERF_SAMPLE_IP
1040 * - cs for user_mode() tests
1041 * - bp for callchains
1042 * - eflags, for future purposes, just in case
1043 */
b0f82b81 1044static inline void perf_fetch_caller_regs(struct pt_regs *regs)
5331d7b8 1045{
5331d7b8
FW
1046 memset(regs, 0, sizeof(*regs));
1047
b0f82b81 1048 perf_arch_fetch_caller_regs(regs, CALLER_ADDR0);
5331d7b8
FW
1049}
1050
7e54a5a0 1051static __always_inline void
a8b0ca17 1052perf_sw_event(u32 event_id, u64 nr, struct pt_regs *regs, u64 addr)
e49a5bd3 1053{
7e54a5a0
PZ
1054 struct pt_regs hot_regs;
1055
d430d3d7
JB
1056 if (static_branch(&perf_swevent_enabled[event_id])) {
1057 if (!regs) {
1058 perf_fetch_caller_regs(&hot_regs);
1059 regs = &hot_regs;
1060 }
a8b0ca17 1061 __perf_sw_event(event_id, nr, regs, addr);
e49a5bd3
FW
1062 }
1063}
1064
d430d3d7 1065extern struct jump_label_key perf_sched_events;
ee6dcfa4 1066
a8d757ef
SE
1067static inline void perf_event_task_sched_in(struct task_struct *prev,
1068 struct task_struct *task)
ee6dcfa4 1069{
d430d3d7 1070 if (static_branch(&perf_sched_events))
a8d757ef 1071 __perf_event_task_sched_in(prev, task);
ee6dcfa4
PZ
1072}
1073
a8d757ef
SE
1074static inline void perf_event_task_sched_out(struct task_struct *prev,
1075 struct task_struct *next)
ee6dcfa4 1076{
a8b0ca17 1077 perf_sw_event(PERF_COUNT_SW_CONTEXT_SWITCHES, 1, NULL, 0);
ee6dcfa4 1078
a8d757ef
SE
1079 if (static_branch(&perf_sched_events))
1080 __perf_event_task_sched_out(prev, next);
ee6dcfa4
PZ
1081}
1082
3af9e859 1083extern void perf_event_mmap(struct vm_area_struct *vma);
39447b38 1084extern struct perf_guest_info_callbacks *perf_guest_cbs;
dcf46b94
ZY
1085extern int perf_register_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks);
1086extern int perf_unregister_guest_info_callbacks(struct perf_guest_info_callbacks *callbacks);
39447b38 1087
cdd6c482
IM
1088extern void perf_event_comm(struct task_struct *tsk);
1089extern void perf_event_fork(struct task_struct *tsk);
8d1b2d93 1090
56962b44
FW
1091/* Callchains */
1092DECLARE_PER_CPU(struct perf_callchain_entry, perf_callchain_entry);
1093
e7e7ee2e
IM
1094extern void perf_callchain_user(struct perf_callchain_entry *entry, struct pt_regs *regs);
1095extern void perf_callchain_kernel(struct perf_callchain_entry *entry, struct pt_regs *regs);
394ee076 1096
e7e7ee2e 1097static inline void perf_callchain_store(struct perf_callchain_entry *entry, u64 ip)
70791ce9
FW
1098{
1099 if (entry->nr < PERF_MAX_STACK_DEPTH)
1100 entry->ip[entry->nr++] = ip;
1101}
394ee076 1102
cdd6c482
IM
1103extern int sysctl_perf_event_paranoid;
1104extern int sysctl_perf_event_mlock;
1105extern int sysctl_perf_event_sample_rate;
1ccd1549 1106
163ec435
PZ
1107extern int perf_proc_update_handler(struct ctl_table *table, int write,
1108 void __user *buffer, size_t *lenp,
1109 loff_t *ppos);
1110
320ebf09
PZ
1111static inline bool perf_paranoid_tracepoint_raw(void)
1112{
1113 return sysctl_perf_event_paranoid > -1;
1114}
1115
1116static inline bool perf_paranoid_cpu(void)
1117{
1118 return sysctl_perf_event_paranoid > 0;
1119}
1120
1121static inline bool perf_paranoid_kernel(void)
1122{
1123 return sysctl_perf_event_paranoid > 1;
1124}
1125
cdd6c482 1126extern void perf_event_init(void);
1c024eca
PZ
1127extern void perf_tp_event(u64 addr, u64 count, void *record,
1128 int entry_size, struct pt_regs *regs,
ecc55f84 1129 struct hlist_head *head, int rctx);
24f1e32c 1130extern void perf_bp_event(struct perf_event *event, void *data);
0d905bca 1131
9d23a90a 1132#ifndef perf_misc_flags
e7e7ee2e
IM
1133# define perf_misc_flags(regs) \
1134 (user_mode(regs) ? PERF_RECORD_MISC_USER : PERF_RECORD_MISC_KERNEL)
1135# define perf_instruction_pointer(regs) instruction_pointer(regs)
9d23a90a
PM
1136#endif
1137
5622f295 1138extern int perf_output_begin(struct perf_output_handle *handle,
a7ac67ea 1139 struct perf_event *event, unsigned int size);
5622f295
MM
1140extern void perf_output_end(struct perf_output_handle *handle);
1141extern void perf_output_copy(struct perf_output_handle *handle,
1142 const void *buf, unsigned int len);
4ed7c92d
PZ
1143extern int perf_swevent_get_recursion_context(void);
1144extern void perf_swevent_put_recursion_context(int rctx);
44234adc
FW
1145extern void perf_event_enable(struct perf_event *event);
1146extern void perf_event_disable(struct perf_event *event);
e9d2b064 1147extern void perf_event_task_tick(void);
0793a61d
TG
1148#else
1149static inline void
a8d757ef
SE
1150perf_event_task_sched_in(struct task_struct *prev,
1151 struct task_struct *task) { }
0793a61d 1152static inline void
a8d757ef
SE
1153perf_event_task_sched_out(struct task_struct *prev,
1154 struct task_struct *next) { }
cdd6c482
IM
1155static inline int perf_event_init_task(struct task_struct *child) { return 0; }
1156static inline void perf_event_exit_task(struct task_struct *child) { }
1157static inline void perf_event_free_task(struct task_struct *task) { }
4e231c79 1158static inline void perf_event_delayed_put(struct task_struct *task) { }
57c0c15b 1159static inline void perf_event_print_debug(void) { }
57c0c15b
IM
1160static inline int perf_event_task_disable(void) { return -EINVAL; }
1161static inline int perf_event_task_enable(void) { return -EINVAL; }
26ca5c11
AK
1162static inline int perf_event_refresh(struct perf_event *event, int refresh)
1163{
1164 return -EINVAL;
1165}
15dbf27c 1166
925d519a 1167static inline void
a8b0ca17 1168perf_sw_event(u32 event_id, u64 nr, struct pt_regs *regs, u64 addr) { }
24f1e32c 1169static inline void
184f412c 1170perf_bp_event(struct perf_event *event, void *data) { }
0a4a9391 1171
39447b38 1172static inline int perf_register_guest_info_callbacks
e7e7ee2e 1173(struct perf_guest_info_callbacks *callbacks) { return 0; }
39447b38 1174static inline int perf_unregister_guest_info_callbacks
e7e7ee2e 1175(struct perf_guest_info_callbacks *callbacks) { return 0; }
39447b38 1176
57c0c15b 1177static inline void perf_event_mmap(struct vm_area_struct *vma) { }
cdd6c482
IM
1178static inline void perf_event_comm(struct task_struct *tsk) { }
1179static inline void perf_event_fork(struct task_struct *tsk) { }
1180static inline void perf_event_init(void) { }
184f412c 1181static inline int perf_swevent_get_recursion_context(void) { return -1; }
4ed7c92d 1182static inline void perf_swevent_put_recursion_context(int rctx) { }
44234adc
FW
1183static inline void perf_event_enable(struct perf_event *event) { }
1184static inline void perf_event_disable(struct perf_event *event) { }
e9d2b064 1185static inline void perf_event_task_tick(void) { }
0793a61d
TG
1186#endif
1187
e7e7ee2e 1188#define perf_output_put(handle, x) perf_output_copy((handle), &(x), sizeof(x))
5622f295 1189
3f6da390
PZ
1190/*
1191 * This has to have a higher priority than migration_notifier in sched.c.
1192 */
e7e7ee2e
IM
1193#define perf_cpu_notifier(fn) \
1194do { \
1195 static struct notifier_block fn##_nb __cpuinitdata = \
1196 { .notifier_call = fn, .priority = CPU_PRI_PERF }; \
1197 fn(&fn##_nb, (unsigned long)CPU_UP_PREPARE, \
1198 (void *)(unsigned long)smp_processor_id()); \
1199 fn(&fn##_nb, (unsigned long)CPU_STARTING, \
1200 (void *)(unsigned long)smp_processor_id()); \
1201 fn(&fn##_nb, (unsigned long)CPU_ONLINE, \
1202 (void *)(unsigned long)smp_processor_id()); \
1203 register_cpu_notifier(&fn##_nb); \
3f6da390
PZ
1204} while (0)
1205
f3dfd265 1206#endif /* __KERNEL__ */
cdd6c482 1207#endif /* _LINUX_PERF_EVENT_H */
This page took 0.28563 seconds and 5 git commands to generate.