* tc-i386.c (md_assemble): Handle third byte of the opcode as prefix.
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
CommitLineData
7bc70a8e
JH
1Fri Jan 5 13:22:23 MET 2001 Jan Hubicka <jh@suse.cz>
2
3 * i386.h (i386_optab): Make [sml]fence template to use immext field.
4
5Wed Jan 3 16:27:15 MET 2001 Jan Hubicka <jh@suse.cz>
6f8c0c4c
JH
6
7 * i386.h (i386_optab): Fix 64bit pushf template; Add instructions
8 introduced by Pentium4
9
7bc70a8e 10Sat Dec 30 19:03:15 MET 2000 Jan Hubicka <jh@suse.cz>
c0d8940f
JH
11
12 * i386.h (i386_optab): Add "rex*" instructions;
13 add swapgs; disable jmp/call far direct instructions for
14 64bit mode; add syscall and sysret; disable registers for 0xc6
15 template. Add 'q' suffixes to extendable instructions, disable
16 obsoletted instructions, add new sign/zero extension ones.
17 (i386_regtab): Add extended registers.
18 (*Suf): Add No_qSuf.
19 (q_Suf, wlq_Suf, bwlq_Suf): New.
20
3e73aa7c
JH
21Wed Dec 20 14:22:03 MET 2000 Jan Hubicka <jh@suse.cz>
22
23 * i386.h (i386_optab): Replace "Imm" with "EncImm".
24 (i386_regtab): Add flags field.
25
bf40d919
NC
262000-12-12 Nick Clifton <nickc@redhat.com>
27
28 * mips.h: Fix formatting.
29
4372b673
NC
302000-12-01 Chris Demetriou <cgd@sibyte.com>
31
32 mips.h (OP_MASK_SYSCALL, OP_SH_SYSCALL): Delete.
33 (OP_MASK_CODE20, OP_SH_CODE20): Define, with values of old
34 OP_*_SYSCALL definitions.
35 (OP_SH_CODE19, OP_MASK_CODE19): Define, for use as
36 19 bit wait codes.
37 (MIPS operand specifier comments): Remove 'm', add 'U' and
38 'J', and update the meaning of 'B' so that it's more general.
39
e7af610e
NC
40 * mips.h (INSN_ISA1, INSN_ISA2, INSN_ISA3, INSN_ISA4,
41 INSN_ISA5): Renumber, redefine to mean the ISA at which the
42 instruction was added.
43 (INSN_ISA32): New constant.
44 (INSN_4650, INSN_4010, INSN_4100, INSN_3900, INSN_GP32):
45 Renumber to avoid new and/or renumbered INSN_* constants.
46 (INSN_MIPS32): Delete.
47 (ISA_UNKNOWN): New constant to indicate unknown ISA.
48 (ISA_MIPS1, ISA_MIPS2, ISA_MIPS3, ISA_MIPS4, ISA_MIPS5,
49 ISA_MIPS32): New constants, defined to be the mask of INSN_*
50 constants available at that ISA level.
51 (CPU_UNKNOWN): New constant to indicate unknown CPU.
52 (CPU_4K, CPU_MIPS32_4K): Rename the former to the latter,
53 define it with a unique value.
54 (OPCODE_IS_MEMBER): Update for new ISA membership-related
55 constant meanings.
56
84ea6cf2
NC
57 * mips.h (INSN_ISA64, ISA_MIPS5, ISA_MIPS64): New
58 definitions.
59
c6c98b38
NC
60 * mips.h (CPU_SB1): New constant.
61
19f7b010
JJ
622000-10-20 Jakub Jelinek <jakub@redhat.com>
63
64 * sparc.h (enum sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_V9B.
65 Note that '3' is used for siam operand.
66
139368c9
JW
672000-09-22 Jim Wilson <wilson@cygnus.com>
68
69 * ia64.h (enum ia64_dependency_semantics): Add IA64_DVS_STOP.
70
156c2f8b
NC
712000-09-13 Anders Norlander <anorland@acc.umu.se>
72
73 * mips.h: Use defines instead of hard-coded processor numbers.
74 (CPU_R2000, CPU_R3000, CPU_R3900, CPU_R4000, CPU_R4010,
75 CPU_VR4100, CPU_R4111, CPU_R4300, CPU_R4400, CPU_R4600, CPU_R4650,
76 CPU_R5000, CPU_R6000, CPU_R8000, CPU_R10000, CPU_MIPS32, CPU_4K,
77 CPU_4KC, CPU_4KM, CPU_4KP): Define..
78 (OPCODE_IS_MEMBER): Use new defines.
79 (OP_MASK_SEL, OP_SH_SEL): Define.
80 (OP_MASK_CODE20, OP_SH_CODE20): Define.
81 Add 'P' to used characters.
82 Use 'H' for coprocessor select field.
83 Use 'm' for 20 bit breakpoint code.
84 Document new arg characters and add to used characters.
85 (INSN_MIPS32): New define for MIPS32 extensions.
86 (OPCODE_IS_MEMBER): Recognize MIPS32 instructions.
87
3c5ce02e
AM
882000-09-05 Alan Modra <alan@linuxcare.com.au>
89
90 * hppa.h: Mention cz completer.
91
50b81f19
JW
922000-08-16 Jim Wilson <wilson@cygnus.com>
93
94 * ia64.h (IA64_OPCODE_POSTINC): New.
95
fc29466d
L
962000-08-15 H.J. Lu <hjl@gnu.org>
97
98 * i386.h: Swap the Intel syntax "movsx"/"movzx" due to the
99 IgnoreSize change.
100
45ee1401
DC
1012000-07-29 Marek Michalkiewicz <marekm@linux.org.pl>
102
103 * avr.h (AVR_UNDEF_P, AVR_SKIP_P, AVR_DISP0_P): New macros.
104 Move related opcodes closer to each other.
105 Minor changes in comments, list undefined opcodes.
106
9d551405
DB
1072000-07-26 Dave Brolley <brolley@redhat.com>
108
109 * cgen.h (cgen_hw_lookup_by_num): Second parameter is unsigned.
110
c8488617
HPN
1112000-07-20 Hans-Peter Nilsson <hp@axis.com>
112
113 cris.h: New file.
114
65aa24b6
NC
1152000-06-26 Marek Michalkiewicz <marekm@linux.org.pl>
116
117 * avr.h (AVR_ISA_WRAP): Remove, now assumed if not AVR_ISA_MEGA.
118 (AVR_ISA_ESPM): Remove, because ESPM removed in databook update.
119 (AVR_ISA_85xx): Remove, all uses changed back to AVR_ISA_2xxx.
120 (AVR_ISA_M83): Define for ATmega83, ATmega85.
121 (espm): Remove, because ESPM removed in databook update.
122 (eicall, eijmp): Move to the end of opcode table.
123
60bcf0fa
NC
1242000-06-18 Stephane Carrez <stcarrez@worldnet.fr>
125
126 * m68hc11.h: New file for support of Motorola 68hc11.
127
60a2978a
DC
128Fri Jun 9 21:51:50 2000 Denis Chertykov <denisc@overta.ru>
129
130 * avr.h: clr,lsl,rol, ... moved after add,adc, ...
131
68ab2dd9
DC
132Wed Jun 7 21:39:54 2000 Denis Chertykov <denisc@overta.ru>
133
134 * avr.h: New file with AVR opcodes.
135
f0662e27
DL
136Wed Apr 12 17:11:20 2000 Donald Lindsay <dlindsay@hound.cygnus.com>
137
138 * d10v.h: added ALONE attribute for d10v_opcode.exec_type.
139
b722f2be
AM
1402000-05-23 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
141
142 * i386.h: Allow d suffix on iret, and add DefaultSize modifier.
143
f9e0cf0b
AM
1442000-05-17 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
145
146 * i386.h: Use sl_FP, not sl_Suf for fild.
147
f660ee8b
FCE
1482000-05-16 Frank Ch. Eigler <fche@redhat.com>
149
150 * cgen.h (CGEN_MAX_SYNTAX_BYTES): Increase to 32. Check that
151 it exceeds CGEN_ACTUAL_MAX_SYNTAX_BYTES, if set.
152 (CGEN_MAX_IFMT_OPERANDS): Increase to 16. Check that it exceeds
153 CGEN_ACTUAL_MAX_IFMT_OPERANDS, if set.
154
558b0a60
AM
1552000-05-13 Alan Modra <alan@linuxcare.com.au>,
156
157 * i386.h (i386_optab): Cpu686 for sysenter,sysexit,fxsave,fxrestore.
158
e413e4e9
AM
1592000-05-13 Alan Modra <alan@linuxcare.com.au>,
160 Alexander Sokolov <robocop@netlink.ru>
161
162 * i386.h (i386_optab): Add cpu_flags for all instructions.
163
1642000-05-13 Alan Modra <alan@linuxcare.com.au>
165
166 From Gavin Romig-Koch <gavin@cygnus.com>
167 * i386.h (wld_Suf): Define. Use on pushf, popf, pusha, popa.
168
5c84d377
TW
1692000-05-04 Timothy Wall <twall@cygnus.com>
170
171 * tic54x.h: New.
172
966f959b
C
1732000-05-03 J.T. Conklin <jtc@redback.com>
174
175 * ppc.h (PPC_OPCODE_ALTIVEC): New opcode flag for vector unit.
176 (PPC_OPERAND_VR): New operand flag for vector registers.
177
c5d05dbb
JL
1782000-05-01 Kazu Hirata <kazu@hxi.com>
179
180 * h8300.h (EOP): Add missing initializer.
181
a7fba0e0
JL
182Fri Apr 21 15:03:37 2000 Jason Eckhardt <jle@cygnus.com>
183
184 * hppa.h (pa_opcodes): New opcodes for PA2.0 wide mode
185 forms of ld/st{b,h,w,d} and fld/fst{w,d} (16-bit displacements).
186 New operand types l,y,&,fe,fE,fx added to support above forms.
187 (pa_opcodes): Replaced usage of 'x' as source/target for
188 floating point double-word loads/stores with 'fx'.
189
800eeca4
JW
190Fri Apr 21 13:20:53 2000 Richard Henderson <rth@cygnus.com>
191 David Mosberger <davidm@hpl.hp.com>
192 Timothy Wall <twall@cygnus.com>
193 Jim Wilson <wilson@cygnus.com>
194
195 * ia64.h: New file.
196
ba23e138
NC
1972000-03-27 Nick Clifton <nickc@cygnus.com>
198
199 * d30v.h (SHORT_A1): Fix value.
200 (SHORT_AR): Renumber so that it is at the end of the list of short
201 instructions, not the end of the list of long instructions.
202
d0b47220
AM
2032000-03-26 Alan Modra <alan@linuxcare.com>
204
205 * i386.h: (UNIXWARE_COMPAT): Rename to SYSV386_COMPAT as the
206 problem isn't really specific to Unixware.
207 (OLDGCC_COMPAT): Define.
208 (i386_optab): If !OLDGCC_COMPAT, don't handle fsubp etc. with
209 destination %st(0).
210 Fix lots of comments.
211
866afedc
NC
2122000-03-02 J"orn Rennecke <amylaar@cygnus.co.uk>
213
214 * d30v.h:
215 (SHORT_B2r, SHORT_B3, SHORT_B3r, SHORT_B3b, SHORT_B3br): Updated.
216 (SHORT_D1r, SHORT_D2, SHORT_D2r, SHORT_D2Br, SHORT_U): Updated.
217 (SHORT_F, SHORT_AF, SHORT_T, SHORT_A5, SHORT_CMP, SHORT_CMPU): Updated.
218 (SHORT_A1, SHORT_AA, SHORT_RA, SHORT_MODINC, SHORT_MODDEC): Updated.
219 (SHORT_C1, SHORT_C2, SHORT_UF, SHORT_A2, SHORT_NONE, LONG): Updated.
220 (LONG_U, LONG_Ur, LONG_CMP, LONG_M, LONG_M2, LONG_2, LONG_2r): Updated.
221 (LONG_2b, LONG_2br, LONG_D, LONG_Dr, LONG_Dbr): Updated.
222
cc5ca5ce
AM
2232000-02-25 Alan Modra <alan@spri.levels.unisa.edu.au>
224
225 * i386.h (fild, fistp): Change intel d_Suf form to fildd and
226 fistpd without suffix.
227
68e324a2
NC
2282000-02-24 Nick Clifton <nickc@cygnus.com>
229
230 * cgen.h (cgen_cpu_desc): Rename field 'flags' to
231 'signed_overflow_ok_p'.
232 Delete prototypes for cgen_set_flags() and cgen_get_flags().
233
60f036a2
AH
2342000-02-24 Andrew Haley <aph@cygnus.com>
235
236 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
237 (CGEN_CPU_TABLE): flags: new field.
238 Add prototypes for new functions.
239
9b9b5cd4
AM
2402000-02-24 Alan Modra <alan@spri.levels.unisa.edu.au>
241
242 * i386.h: Add some more UNIXWARE_COMPAT comments.
243
5b93d8bb
AM
2442000-02-23 Linas Vepstas <linas@linas.org>
245
246 * i370.h: New file.
247
87f398dd
AH
2482000-02-22 Andrew Haley <aph@cygnus.com>
249
250 * mips.h: (OPCODE_IS_MEMBER): Add comment.
251
367c01af
AH
2521999-12-30 Andrew Haley <aph@cygnus.com>
253
9a1e79ca
AH
254 * mips.h (OPCODE_IS_MEMBER): Add gp32 arg, which determines
255 whether synthetic opcodes (e.g. move) generate 32-bit or 64-bit
256 insns.
367c01af 257
add0c677
AM
2582000-01-15 Alan Modra <alan@spri.levels.unisa.edu.au>
259
260 * i386.h: Qualify intel mode far call and jmp with x_Suf.
261
3138f287
AM
2621999-12-27 Alan Modra <alan@spri.levels.unisa.edu.au>
263
264 * i386.h: Add JumpAbsolute qualifier to all non-intel mode
265 indirect jumps and calls. Add FF/3 call for intel mode.
266
ccecd07b
JL
267Wed Dec 1 03:05:25 1999 Jeffrey A Law (law@cygnus.com)
268
269 * mn10300.h: Add new operand types. Add new instruction formats.
270
b37e19e9
JL
271Wed Nov 24 20:28:58 1999 Jeffrey A Law (law@cygnus.com)
272
273 * hppa.h (pa_opcodes): Correctly handle immediate for PA2.0 "bb"
274 instruction.
275
5fce5ddf
GRK
2761999-11-18 Gavin Romig-Koch <gavin@cygnus.com>
277
278 * mips.h (INSN_ISA5): New.
279
2bd7f1f3
GRK
2801999-11-01 Gavin Romig-Koch <gavin@cygnus.com>
281
282 * mips.h (OPCODE_IS_MEMBER): New.
283
4df2b5c5
NC
2841999-10-29 Nick Clifton <nickc@cygnus.com>
285
286 * d30v.h (SHORT_AR): Define.
287
446a06c9
MM
2881999-10-18 Michael Meissner <meissner@cygnus.com>
289
290 * alpha.h (alpha_num_opcodes): Convert to unsigned.
291 (alpha_num_operands): Ditto.
292
eca04c6a
JL
293Sun Oct 10 01:46:56 1999 Jerry Quinn <jerry.quinn.adv91@alum.dartmouth.org>
294
295 * hppa.h (pa_opcodes): Add load and store cache control to
296 instructions. Add ordered access load and store.
297
298 * hppa.h (pa_opcode): Add new entries for addb and addib.
299
300 * hppa.h (pa_opcodes): Fix cmpb and cmpib entries.
301
302 * hppa.h (pa_opcodes): Add entries for cmpb and cmpib.
303
c43185de
DN
304Thu Oct 7 00:12:25 MDT 1999 Diego Novillo <dnovillo@cygnus.com>
305
306 * d10v.h: Add flag RESTRICTED_NUM3 for imm3 operands.
307
ec3533da
JL
308Thu Sep 23 07:08:38 1999 Jerry Quinn <jquinn@nortelnetworks.com>
309
390f858d
JL
310 * hppa.h (pa_opcodes): Add "call" and "ret". Clean up "b", "bve"
311 and "be" using completer prefixes.
312
8c47ebd9
JL
313 * hppa.h (pa_opcodes): Add initializers to silence compiler.
314
ec3533da
JL
315 * hppa.h: Update comments about character usage.
316
18369bea
JL
317Mon Sep 20 03:55:31 1999 Jeffrey A Law (law@cygnus.com)
318
319 * hppa.h (pa_opcodes): Fix minor thinkos introduced while cleaning
320 up the new fstw & bve instructions.
321
c36efdd2
JL
322Sun Sep 19 10:40:59 1999 Jeffrey A Law (law@cygnus.com)
323
d3ffb032
JL
324 * hppa.h (pa_opcodes): Add remaining PA2.0 integer load/store
325 instructions.
326
c49ec3da
JL
327 * hppa.h (pa_opcodes): Add remaining PA2.0 FP load/store instructions.
328
5d2e7ecc
JL
329 * hppa.h (pa_opcodes): Add long offset double word load/store
330 instructions.
331
6397d1a2
JL
332 * hppa.h (pa_opcodes): Add FLAG_STRICT variants of FP loads and
333 stores.
334
142f0fe0
JL
335 * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns.
336
f5a68b45
JL
337 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions.
338
8235801e
JL
339 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions.
340
35184366
JL
341 * hppa.h (pa_opcodes): Add new syntax "be" instructions.
342
f0bfde5e
JL
343 * hppa.h (pa_opcodes): Note use of 'M' and 'L'.
344
27bbbb58
JL
345 * hppa.h (pa_opcodes): Add support for "b,l".
346
c36efdd2
JL
347 * hppa.h (pa_opcodes): Add support for "b,gate".
348
f2727d04
JL
349Sat Sep 18 11:41:16 1999 Jeffrey A Law (law@cygnus.com)
350
9392fb11
JL
351 * hppa.h (pa_opcodes): Use 'fX' for first register operand
352 in xmpyu.
353
e0c52e99
JL
354 * hppa.h (pa_opcodes): Fix mask for probe and probei.
355
f2727d04
JL
356 * hppa.h (pa_opcodes): Fix mask for depwi.
357
52d836e2
JL
358Tue Sep 7 13:44:25 1999 Jeffrey A Law (law@cygnus.com)
359
360 * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as
361 an explicit output argument.
362
90765e3a
JL
363Mon Sep 6 04:41:42 1999 Jeffrey A Law (law@cygnus.com)
364
365 * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores.
366 Add a few PA2.0 loads and store variants.
367
8340b17f
ILT
3681999-09-04 Steve Chamberlain <sac@pobox.com>
369
370 * pj.h: New file.
371
5f47d35b
AM
3721999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
373
374 * i386.h (i386_regtab): Move %st to top of table, and split off
375 other fp reg entries.
376 (i386_float_regtab): To here.
377
1c143202
JL
378Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
379
7d8fdb64
JL
380 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
381 by 'f'.
382
90927b9c
JL
383 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
384 Add supporting args.
385
1d16bf9c
JL
386 * hppa.h: Document new completers and args.
387 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
388 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
389 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
390 pmenb and pmdis.
391
96226a68
JL
392 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
393 hshr, hsub, mixh, mixw, permh.
394
5d4ba527
JL
395 * hppa.h (pa_opcodes): Change completers in instructions to
396 use 'c' prefix.
397
e9fc28c6
JL
398 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
399 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
400
1c143202
JL
401 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
402 fnegabs to use 'I' instead of 'F'.
403
9e525108
AM
4041999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
405
406 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
407 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
408 Alphabetically sort PIII insns.
409
e8da1bf1
DE
410Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
411
412 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
413
7d627258
JL
414Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
415
5696871a
JL
416 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
417 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
418
7d627258
JL
419 * hppa.h: Document 64 bit condition completers.
420
c5e52916
JL
421Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
422
423 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
424
eecb386c
AM
4251999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
426
427 * i386.h (i386_optab): Add DefaultSize modifier to all insns
428 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
429 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
430
88a380f3
JL
431Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
432 Jeff Law <law@cygnus.com>
433
434 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
435
436 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
d60e8dca
JL
437
438 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
439 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
440
145cf1f0
AM
4411999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
442
443 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
444
73826640
JL
445Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
446
447 * hppa.h (struct pa_opcode): Add new field "flags".
448 (FLAGS_STRICT): Define.
449
b65db252
JL
450Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
451 Jeff Law <law@cygnus.com>
452
f7fc668b
JL
453 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
454
455 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
b65db252 456
10084519
AM
4571999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
458
459 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
460 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
461 flag to fcomi and friends.
462
cd8a80ba
JL
463Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
464
465 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
466 integer logical instructions.
467
1fca749b
ILT
4681999-05-28 Linus Nordberg <linus.nordberg@canit.se>
469
470 * m68k.h: Document new formats `E', `G', `H' and new places `N',
471 `n', `o'.
472
473 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
474 and new places `m', `M', `h'.
475
aa008907
JL
476Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
477
478 * hppa.h (pa_opcodes): Add several processor specific system
479 instructions.
480
e26b85f0
JL
481Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
482
483 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
484 "addb", and "addib" to be used by the disassembler.
485
c608c12e
AM
4861999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
487
488 * i386.h (ReverseModrm): Remove all occurences.
489 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
490 movmskps, pextrw, pmovmskb, maskmovq.
491 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
492 ignore the data size prefix.
493
494 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
495 Mostly stolen from Doug Ledford <dledford@redhat.com>
496
45c18104
RH
497Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
498
499 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
500
252b5132
RH
5011999-04-14 Doug Evans <devans@casey.cygnus.com>
502
503 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
504 (CGEN_ATTR_TYPE): Update.
505 (CGEN_ATTR_MASK): Number booleans starting at 0.
506 (CGEN_ATTR_VALUE): Update.
507 (CGEN_INSN_ATTR): Update.
508
509Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
510
511 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
512 instructions.
513
514Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
515
516 * hppa.h (bb, bvb): Tweak opcode/mask.
517
518
5191999-03-22 Doug Evans <devans@casey.cygnus.com>
520
521 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
522 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
523 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
524 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
525 Delete member max_insn_size.
526 (enum cgen_cpu_open_arg): New enum.
527 (cpu_open): Update prototype.
528 (cpu_open_1): Declare.
529 (cgen_set_cpu): Delete.
530
5311999-03-11 Doug Evans <devans@casey.cygnus.com>
532
533 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
534 (CGEN_OPERAND_NIL): New macro.
535 (CGEN_OPERAND): New member `type'.
536 (@arch@_cgen_operand_table): Delete decl.
537 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
538 (CGEN_OPERAND_TABLE): New struct.
539 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
540 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
541 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
542 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
543 {get,set}_{int,vma}_operand.
544 (@arch@_cgen_cpu_open): New arg `isa'.
545 (cgen_set_cpu): Ditto.
546
547Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
548
549 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
550
5511999-02-25 Doug Evans <devans@casey.cygnus.com>
552
553 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
554 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
555 enum cgen_hw_type.
556 (CGEN_HW_TABLE): New struct.
557 (hw_table): Delete declaration.
558 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
559 to table entry to enum.
560 (CGEN_OPINST): Ditto.
561 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
562
563Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
564
565 * alpha.h (AXP_OPCODE_EV6): New.
566 (AXP_OPCODE_NOPAL): Include it.
567
5681999-02-09 Doug Evans <devans@casey.cygnus.com>
569
570 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
571 All uses updated. New members int_insn_p, max_insn_size,
572 parse_operand,insert_operand,extract_operand,print_operand,
573 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
574 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
575 extract_handlers,print_handlers.
576 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
577 (CGEN_ATTR_BOOL_OFFSET): New macro.
578 (CGEN_ATTR_MASK): Subtract it to compute bit number.
579 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
580 (cgen_opcode_handler): Renamed from cgen_base.
581 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
582 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
583 all uses updated.
584 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
585 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
586 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
587 (CGEN_OPCODE,CGEN_IBASE): New types.
588 (CGEN_INSN): Rewrite.
589 (CGEN_{ASM,DIS}_HASH*): Delete.
590 (init_opcode_table,init_ibld_table): Declare.
591 (CGEN_INSN_ATTR): New type.
592
593Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
594
595 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
596 (x_FP, d_FP, dls_FP, sldx_FP): Define.
597 Change *Suf definitions to include x and d suffixes.
598 (movsx): Use w_Suf and b_Suf.
599 (movzx): Likewise.
600 (movs): Use bwld_Suf.
601 (fld): Change ordering. Use sld_FP.
602 (fild): Add Intel Syntax equivalent of fildq.
603 (fst): Use sld_FP.
604 (fist): Use sld_FP.
605 (fstp): Use sld_FP. Add x_FP version.
606 (fistp): LLongMem version for Intel Syntax.
607 (fcom, fcomp): Use sld_FP.
608 (fadd, fiadd, fsub): Use sld_FP.
609 (fsubr): Use sld_FP.
610 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
611
6121999-01-27 Doug Evans <devans@casey.cygnus.com>
613
614 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
615 CGEN_MODE_UINT.
616
617Sat Jan 16 01:29:25 1999 Jeffrey A Law (law@cygnus.com)
618
619 * hppa.h (bv): Fix mask.
620
6211999-01-05 Doug Evans <devans@casey.cygnus.com>
622
623 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
624 (CGEN_ATTR): Use it.
625 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
626 (CGEN_ATTR_TABLE): New member dfault.
627
6281998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
629
630 * mips.h (MIPS16_INSN_BRANCH): New.
631
632Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
633
634 The following is part of a change made by Edith Epstein
635 <eepstein@sophia.cygnus.com> as part of a project to merge in
636 changes by HP; HP did not create ChangeLog entries.
637
638 * hppa.h (completer_chars): list of chars to not put a space
639 after.
640
641Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
642
643 * i386.h (i386_optab): Permit w suffix on processor control and
644 status word instructions.
645
6461998-11-30 Doug Evans <devans@casey.cygnus.com>
647
648 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
649 (struct cgen_keyword_entry): Ditto.
650 (struct cgen_operand): Ditto.
651 (CGEN_IFLD): New typedef, with associated access macros.
652 (CGEN_IFMT): New typedef, with associated access macros.
653 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
654 (CGEN_IVALUE): New typedef.
655 (struct cgen_insn): Delete const on syntax,attrs members.
656 `format' now points to format data. Type of `value' is now
657 CGEN_IVALUE.
658 (struct cgen_opcode_table): New member ifld_table.
659
6601998-11-18 Doug Evans <devans@casey.cygnus.com>
661
662 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
663 (CGEN_OPERAND_INSTANCE): New member `attrs'.
664 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
665 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
666 (cgen_opcode_table): Update type of dis_hash fn.
667 (extract_operand): Update type of `insn_value' arg.
668
669Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
670
671 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
672
673Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
674
675 * mips.h (INSN_MULT): Added.
676
677Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
678
679 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
680
681Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
682
683 * cgen.h (CGEN_INSN_INT): New typedef.
684 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
685 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
686 (CGEN_INSN_BYTES_PTR): New typedef.
687 (CGEN_EXTRACT_INFO): New typedef.
688 (cgen_insert_fn,cgen_extract_fn): Update.
689 (cgen_opcode_table): New member `insn_endian'.
690 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
691 (insert_operand,extract_operand): Update.
692 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
693
694Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
695
696 * cgen.h (CGEN_ATTR_BOOLS): New macro.
697 (struct CGEN_HW_ENTRY): New member `attrs'.
698 (CGEN_HW_ATTR): New macro.
699 (struct CGEN_OPERAND_INSTANCE): New member `name'.
700 (CGEN_INSN_INVALID_P): New macro.
701
702Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
703
704 * hppa.h: Add "fid".
705
706Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
707
708 From Robert Andrew Dale <rob@nb.net>
709 * i386.h (i386_optab): Add AMD 3DNow! instructions.
710 (AMD_3DNOW_OPCODE): Define.
711
712Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
713
714 * d30v.h (EITHER_BUT_PREFER_MU): Define.
715
716Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
717
718 * cgen.h (cgen_insn): #if 0 out element `cdx'.
719
720Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
721
722 Move all global state data into opcode table struct, and treat
723 opcode table as something that is "opened/closed".
724 * cgen.h (CGEN_OPCODE_DESC): New type.
725 (all fns): New first arg of opcode table descriptor.
726 (cgen_set_parse_operand_fn): Add prototype.
727 (cgen_current_machine,cgen_current_endian): Delete.
728 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
729 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
730 dis_hash_table,dis_hash_table_entries.
731 (opcode_open,opcode_close): Add prototypes.
732
733 * cgen.h (cgen_insn): New element `cdx'.
734
735Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
736
737 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
738
739Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
740
741 * mn10300.h: Add "no_match_operands" field for instructions.
742 (MN10300_MAX_OPERANDS): Define.
743
744Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
745
746 * cgen.h (cgen_macro_insn_count): Declare.
747
748Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
749
750 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
751 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
752 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
753 set_{int,vma}_operand.
754
755Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
756
757 * mn10300.h: Add "machine" field for instructions.
758 (MN103, AM30): Define machine types.
759
760Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
761
762 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
763
7641998-06-18 Ulrich Drepper <drepper@cygnus.com>
765
766 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
767
768Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
769
770 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
771 and ud2b.
772 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
773 those that happen to be implemented on pentiums.
774
775Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
776
777 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
778 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
779 with Size16|IgnoreSize or Size32|IgnoreSize.
780
781Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
782
783 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
784 (REPE): Rename to REPE_PREFIX_OPCODE.
785 (i386_regtab_end): Remove.
786 (i386_prefixtab, i386_prefixtab_end): Remove.
787 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
788 of md_begin.
789 (MAX_OPCODE_SIZE): Define.
790 (i386_optab_end): Remove.
791 (sl_Suf): Define.
792 (sl_FP): Use sl_Suf.
793
794 * i386.h (i386_optab): Allow 16 bit displacement for `mov
795 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
796 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
797 data32, dword, and adword prefixes.
798 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
799 regs.
800
801Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
802
803 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
804
805 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
806 register operands, because this is a common idiom. Flag them with
807 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
808 fdivrp because gcc erroneously generates them. Also flag with a
809 warning.
810
811 * i386.h: Add suffix modifiers to most insns, and tighter operand
812 checks in some cases. Fix a number of UnixWare compatibility
813 issues with float insns. Merge some floating point opcodes, using
814 new FloatMF modifier.
815 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
816 consistency.
817
818 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
819 IgnoreDataSize where appropriate.
820
821Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
822
823 * i386.h: (one_byte_segment_defaults): Remove.
824 (two_byte_segment_defaults): Remove.
825 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
826
827Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
828
829 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
830 (cgen_hw_lookup_by_num): Declare.
831
832Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
833
834 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
835 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
836
837Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
838
839 * cgen.h (cgen_asm_init_parse): Delete.
840 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
841 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
842
843Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
844
845 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
846 (cgen_asm_finish_insn): Update prototype.
847 (cgen_insn): New members num, data.
848 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
849 dis_hash, dis_hash_table_size moved to ...
850 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
851 All uses updated. New members asm_hash_p, dis_hash_p.
852 (CGEN_MINSN_EXPANSION): New struct.
853 (cgen_expand_macro_insn): Declare.
854 (cgen_macro_insn_count): Declare.
855 (get_insn_operands): Update prototype.
856 (lookup_get_insn_operands): Declare.
857
858Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
859
860 * i386.h (i386_optab): Change iclrKludge and imulKludge to
861 regKludge. Add operands types for string instructions.
862
863Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
864
865 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
866 table.
867
868Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
869
870 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
871 for `gettext'.
872
873Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
874
875 * i386.h: Remove NoModrm flag from all insns: it's never checked.
876 Add IsString flag to string instructions.
877 (IS_STRING): Don't define.
878 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
879 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
880 (SS_PREFIX_OPCODE): Define.
881
882Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
883
884 * i386.h: Revert March 24 patch; no more LinearAddress.
885
886Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
887
888 * i386.h (i386_optab): Remove fwait (9b) from all floating point
889 instructions, and instead add FWait opcode modifier. Add short
890 form of fldenv and fstenv.
891 (FWAIT_OPCODE): Define.
892
893 * i386.h (i386_optab): Change second operand constraint of `mov
894 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
895 allow legal instructions such as `movl %gs,%esi'
896
897Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
898
899 * h8300.h: Various changes to fully bracket initializers.
900
901Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
902
903 * i386.h: Set LinearAddress for lidt and lgdt.
904
905Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
906
907 * cgen.h (CGEN_BOOL_ATTR): New macro.
908
909Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
910
911 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
912
913Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
914
915 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
916 (cgen_insn): Record syntax and format entries here, rather than
917 separately.
918
919Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
920
921 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
922
923Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
924
925 * cgen.h (cgen_insert_fn): Change type of result to const char *.
926 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
927 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
928
929Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
930
931 * cgen.h (lookup_insn): New argument alias_p.
932
933Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
934
935Fix rac to accept only a0:
936 * d10v.h (OPERAND_ACC): Split into:
937 (OPERAND_ACC0, OPERAND_ACC1) .
938 (OPERAND_GPR): Define.
939
940Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
941
942 * cgen.h (CGEN_FIELDS): Define here.
943 (CGEN_HW_ENTRY): New member `type'.
944 (hw_list): Delete decl.
945 (enum cgen_mode): Declare.
946 (CGEN_OPERAND): New member `hw'.
947 (enum cgen_operand_instance_type): Declare.
948 (CGEN_OPERAND_INSTANCE): New type.
949 (CGEN_INSN): New member `operands'.
950 (CGEN_OPCODE_DATA): Make hw_list const.
951 (get_insn_operands,lookup_insn): Add prototypes for.
952
953Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
954
955 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
956 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
957 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
958 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
959
960Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
961
962 * cgen.h: Correct typo in comment end marker.
963
964Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
965
966 * tic30.h: New file.
967
968Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
969
970 * cgen.h: Add prototypes for cgen_save_fixups(),
971 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
972 of cgen_asm_finish_insn() to return a char *.
973
974Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
975
976 * cgen.h: Formatting changes to improve readability.
977
978Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
979
980 * cgen.h (*): Clean up pass over `struct foo' usage.
981 (CGEN_ATTR): Make unsigned char.
982 (CGEN_ATTR_TYPE): Update.
983 (CGEN_ATTR_{ENTRY,TABLE}): New types.
984 (cgen_base): Move member `attrs' to cgen_insn.
985 (CGEN_KEYWORD): New member `null_entry'.
986 (CGEN_{SYNTAX,FORMAT}): New types.
987 (cgen_insn): Format and syntax separated from each other.
988
989Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
990
991 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
992 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
993 flags_{used,set} long.
994 (d30v_operand): Make flags field long.
995
996Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
997
998 * m68k.h: Fix comment describing operand types.
999
1000Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
1001
1002 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
1003 everything else after down.
1004
1005Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
1006
1007 * d10v.h (OPERAND_FLAG): Split into:
1008 (OPERAND_FFLAG, OPERAND_CFLAG) .
1009
1010Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
1011
1012 * mips.h (struct mips_opcode): Changed comments to reflect new
1013 field usage.
1014
1015Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
1016
1017 * mips.h: Added to comments a quick-ref list of all assigned
1018 operand type characters.
1019 (OP_{MASK,SH}_PERFREG): New macros.
1020
1021Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
1022
1023 * sparc.h: Add '_' and '/' for v9a asr's.
1024 Patch from David Miller <davem@vger.rutgers.edu>
1025
1026Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
1027
1028 * h8300.h: Bit ops with absolute addresses not in the 8 bit
1029 area are not available in the base model (H8/300).
1030
1031Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
1032
1033 * m68k.h: Remove documentation of ` operand specifier.
1034
1035Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
1036
1037 * m68k.h: Document q and v operand specifiers.
1038
1039Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
1040
1041 * v850.h (struct v850_opcode): Add processors field.
1042 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
1043 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
1044 (PROCESSOR_V850EA): New bit constants.
1045
1046Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
1047
1048 Merge changes from Martin Hunt:
1049
1050 * d30v.h: Allow up to 64 control registers. Add
1051 SHORT_A5S format.
1052
1053 * d30v.h (LONG_Db): New form for delayed branches.
1054
1055 * d30v.h: (LONG_Db): New form for repeati.
1056
1057 * d30v.h (SHORT_D2B): New form.
1058
1059 * d30v.h (SHORT_A2): New form.
1060
1061 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
1062 registers are used. Needed for VLIW optimization.
1063
1064Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
1065
1066 * cgen.h: Move assembler interface section
1067 up so cgen_parse_operand_result is defined for cgen_parse_address.
1068 (cgen_parse_address): Update prototype.
1069
1070Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
1071
1072 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
1073
1074Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
1075
1076 * i386.h (two_byte_segment_defaults): Correct base register 5 in
1077 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
1078 <paubert@iram.es>.
1079
1080 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
1081 <paubert@iram.es>.
1082
1083 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
1084 <paubert@iram.es>.
1085
1086 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
1087 (JUMP_ON_ECX_ZERO): Remove commented out macro.
1088
1089Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
1090
1091 * v850.h (V850_NOT_R0): New flag.
1092
1093Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
1094
1095 * v850.h (struct v850_opcode): Remove flags field.
1096
1097Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
1098
1099 * v850.h (struct v850_opcode): Add flags field.
1100 (struct v850_operand): Extend meaning of 'bits' and 'shift'
1101 fields.
1102 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
1103 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
1104
1105Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
1106
1107 * arc.h: New file.
1108
1109Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
1110
1111 * sparc.h (sparc_opcodes): Declare as const.
1112
1113Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
1114
1115 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
1116 uses single or double precision floating point resources.
1117 (INSN_NO_ISA, INSN_ISA1): Define.
1118 (cpu specific INSN macros): Tweak into bitmasks outside the range
1119 of INSN_ISA field.
1120
1121Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1122
1123 * i386.h: Fix pand opcode.
1124
1125Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
1126
1127 * mips.h: Widen INSN_ISA and move it to a more convenient
1128 bit position. Add INSN_3900.
1129
1130Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
1131
1132 * mips.h (struct mips_opcode): added new field membership.
1133
1134Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1135
1136 * i386.h (movd): only Reg32 is allowed.
1137
1138 * i386.h: add fcomp and ud2. From Wayne Scott
1139 <wscott@ichips.intel.com>.
1140
1141Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
1142
1143 * i386.h: Add MMX instructions.
1144
1145Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1146
1147 * i386.h: Remove W modifier from conditional move instructions.
1148
1149Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
1150
1151 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
1152 with no arguments to match that generated by the UnixWare
1153 assembler.
1154
1155Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
1156
1157 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
1158 (cgen_parse_operand_fn): Declare.
1159 (cgen_init_parse_operand): Declare.
1160 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
1161 new argument `want'.
1162 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
1163 (enum cgen_parse_operand_type): New enum.
1164
1165Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
1166
1167 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
1168
1169Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
1170
1171 * cgen.h: New file.
1172
1173Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
1174
1175 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
1176 fdivrp.
1177
1178Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
1179
1180 * v850.h (extract): Make unsigned.
1181
1182Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
1183
1184 * i386.h: Add iclr.
1185
1186Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
1187
1188 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
1189 take a direction bit.
1190
1191Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
1192
1193 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
1194
1195Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
1196
1197 * sparc.h: Include <ansidecl.h>. Update function declarations to
1198 use prototypes, and to use const when appropriate.
1199
1200Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
1201
1202 * mn10300.h (MN10300_OPERAND_RELAX): Define.
1203
1204Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1205
1206 * d10v.h: Change pre_defined_registers to
1207 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
1208
1209Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
1210
1211 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
1212 Change mips_opcodes from const array to a pointer,
1213 and change bfd_mips_num_opcodes from const int to int,
1214 so that we can increase the size of the mips opcodes table
1215 dynamically.
1216
1217Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1218
1219 * d30v.h (FLAG_X): Remove unused flag.
1220
1221Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1222
1223 * d30v.h: New file.
1224
1225Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
1226
1227 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
1228 (PDS_VALUE): Macro to access value field of predefined symbols.
1229 (tic80_next_predefined_symbol): Add prototype.
1230
1231Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
1232
1233 * tic80.h (tic80_symbol_to_value): Change prototype to match
1234 change in function, added class parameter.
1235
1236Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
1237
1238 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
1239 endmask fields, which are somewhat weird in that 0 and 32 are
1240 treated exactly the same.
1241
1242Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
1243
1244 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
1245 rather than a constant that is 2**X. Reorder them to put bits for
1246 operands that have symbolic names in the upper bits, so they can
1247 be packed into an int where the lower bits contain the value that
1248 corresponds to that symbolic name.
1249 (predefined_symbo): Add struct.
1250 (tic80_predefined_symbols): Declare array of translations.
1251 (tic80_num_predefined_symbols): Declare size of that array.
1252 (tic80_value_to_symbol): Declare function.
1253 (tic80_symbol_to_value): Declare function.
1254
1255Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
1256
1257 * mn10200.h (MN10200_OPERAND_RELAX): Define.
1258
1259Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
1260
1261 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
1262 be the destination register.
1263
1264Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
1265
1266 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
1267 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
1268 (TIC80_VECTOR): Define a flag bit for the flags. This one means
1269 that the opcode can have two vector instructions in a single
1270 32 bit word and we have to encode/decode both.
1271
1272Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
1273
1274 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
1275 TIC80_OPERAND_RELATIVE for PC relative.
1276 (TIC80_OPERAND_BASEREL): New flag bit for register
1277 base relative.
1278
1279Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
1280
1281 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
1282
1283Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
1284
1285 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
1286 ":s" modifier for scaling.
1287
1288Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
1289
1290 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
1291 (TIC80_OPERAND_M_LI): Ditto
1292
1293Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
1294
1295 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
1296 (TIC80_OPERAND_CC): New define for condition code operand.
1297 (TIC80_OPERAND_CR): New define for control register operand.
1298
1299Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
1300
1301 * tic80.h (struct tic80_opcode): Name changed.
1302 (struct tic80_opcode): Remove format field.
1303 (struct tic80_operand): Add insertion and extraction functions.
1304 (TIC80_OPERAND_*): Remove old bogus values, start adding new
1305 correct ones.
1306 (FMT_*): Ditto.
1307
1308Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1309
1310 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
1311 type IV instruction offsets.
1312
1313Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
1314
1315 * tic80.h: New file.
1316
1317Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
1318
1319 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
1320
1321Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
1322
1323 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
1324 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
1325 * v850.h: Fix comment, v850_operand not powerpc_operand.
1326
1327Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
1328
1329 * mn10200.h: Flesh out structures and definitions needed by
1330 the mn10200 assembler & disassembler.
1331
1332Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
1333
1334 * mips.h: Add mips16 definitions.
1335
1336Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
1337
1338 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
1339
1340Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
1341
1342 * mn10300.h (MN10300_OPERAND_PCREL): Define.
1343 (MN10300_OPERAND_MEMADDR): Define.
1344
1345Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
1346
1347 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
1348
1349Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
1350
1351 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
1352
1353Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
1354
1355 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
1356
1357Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
1358
1359 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
1360
1361Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
1362
1363 * alpha.h: Don't include "bfd.h"; private relocation types are now
1364 negative to minimize problems with shared libraries. Organize
1365 instruction subsets by AMASK extensions and PALcode
1366 implementation.
1367 (struct alpha_operand): Move flags slot for better packing.
1368
1369Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
1370
1371 * v850.h (V850_OPERAND_RELAX): New operand flag.
1372
1373Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1374
1375 * mn10300.h (FMT_*): Move operand format definitions
1376 here.
1377
1378Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1379
1380 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1381
1382Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1383
1384 * mn10300.h (mn10300_opcode): Add "format" field.
1385 (MN10300_OPERAND_*): Define.
1386
1387Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1388
1389 * mn10x00.h: Delete.
1390 * mn10200.h, mn10300.h: New files.
1391
1392Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1393
1394 * mn10x00.h: New file.
1395
1396Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1397
1398 * v850.h: Add new flag to indicate this instruction uses a PC
1399 displacement.
1400
1401Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1402
1403 * h8300.h (stmac): Add missing instruction.
1404
1405Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1406
1407 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1408 field.
1409
1410Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1411
1412 * v850.h (V850_OPERAND_EP): Define.
1413
1414 * v850.h (v850_opcode): Add size field.
1415
1416Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1417
1418 * v850.h (v850_operands): Add insert and extract fields, pointers
1419 to functions used to handle unusual operand encoding.
1420 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1421 V850_OPERAND_SIGNED): Defined.
1422
1423Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1424
1425 * v850.h (v850_operands): Add flags field.
1426 (OPERAND_REG, OPERAND_NUM): Defined.
1427
1428Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1429
1430 * v850.h: New file.
1431
1432Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1433
1434 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1435 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1436 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1437 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1438 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1439 Defined.
1440
1441Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1442
1443 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1444 a 3 bit space id instead of a 2 bit space id.
1445
1446Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1447
1448 * d10v.h: Add some additional defines to support the
1449 assembler in determining which operations can be done in parallel.
1450
1451Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1452
1453 * h8300.h (SN): Define.
1454 (eepmov.b): Renamed from "eepmov"
1455 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1456 with them.
1457
1458Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1459
1460 * d10v.h (OPERAND_SHIFT): New operand flag.
1461
1462Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1463
1464 * d10v.h: Changes for divs, parallel-only instructions, and
1465 signed numbers.
1466
1467Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1468
1469 * d10v.h (pd_reg): Define. Putting the definition here allows
1470 the assembler and disassembler to share the same struct.
1471
1472Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1473
1474 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1475 Williams <steve@icarus.com>.
1476
1477Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1478
1479 * d10v.h: New file.
1480
1481Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1482
1483 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1484
1485Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1486
1487 * m68k.h (mcf5200): New macro.
1488 Document names of coldfire control registers.
1489
1490Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1491
1492 * h8300.h (SRC_IN_DST): Define.
1493
1494 * h8300.h (UNOP3): Mark the register operand in this insn
1495 as a source operand, not a destination operand.
1496 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1497 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1498 register operand with SRC_IN_DST.
1499
1500Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1501
1502 * alpha.h: New file.
1503
1504Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1505
1506 * rs6k.h: Remove obsolete file.
1507
1508Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1509
1510 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1511 fdivp, and fdivrp. Add ffreep.
1512
1513Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1514
1515 * h8300.h: Reorder various #defines for readability.
1516 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1517 (BITOP): Accept additional (unused) argument. All callers changed.
1518 (EBITOP): Likewise.
1519 (O_LAST): Bump.
1520 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1521
1522 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1523 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1524 (BITOP, EBITOP): Handle new H8/S addressing modes for
1525 bit insns.
1526 (UNOP3): Handle new shift/rotate insns on the H8/S.
1527 (insns using exr): New instructions.
1528 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1529
1530Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1531
1532 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1533 was incorrect.
1534
1535Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1536
1537 * h8300.h (START): Remove.
1538 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1539 and mov.l insns that can be relaxed.
1540
1541Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1542
1543 * i386.h: Remove Abs32 from lcall.
1544
1545Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1546
1547 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1548 (SLCPOP): New macro.
1549 Mark X,Y opcode letters as in use.
1550
1551Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1552
1553 * sparc.h (F_FLOAT, F_FBR): Define.
1554
1555Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1556
1557 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1558 from all insns.
1559 (ABS8SRC,ABS8DST): Add ABS8MEM.
1560 (add.l): Fix reg+reg variant.
1561 (eepmov.w): Renamed from eepmovw.
1562 (ldc,stc): Fix many cases.
1563
1564Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1565
1566 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1567
1568Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1569
1570 * sparc.h (O): Mark operand letter as in use.
1571
1572Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1573
1574 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1575 Mark operand letters uU as in use.
1576
1577Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1578
1579 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1580 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1581 (SPARC_OPCODE_SUPPORTED): New macro.
1582 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1583 (F_NOTV9): Delete.
1584
1585Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1586
1587 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1588 declaration consistent with return type in definition.
1589
1590Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1591
1592 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1593
1594Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1595
1596 * i386.h (i386_regtab): Add 80486 test registers.
1597
1598Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1599
1600 * i960.h (I_HX): Define.
1601 (i960_opcodes): Add HX instruction.
1602
1603Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1604
1605 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1606 and fclex.
1607
1608Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1609
1610 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1611 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1612 (bfd_* defines): Delete.
1613 (sparc_opcode_archs): Replaces architecture_pname.
1614 (sparc_opcode_lookup_arch): Declare.
1615 (NUMOPCODES): Delete.
1616
1617Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1618
1619 * sparc.h (enum sparc_architecture): Add v9a.
1620 (ARCHITECTURES_CONFLICT_P): Update.
1621
1622Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1623
1624 * i386.h: Added Pentium Pro instructions.
1625
1626Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1627
1628 * m68k.h: Document new 'W' operand place.
1629
1630Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1631
1632 * hppa.h: Add lci and syncdma instructions.
1633
1634Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1635
1636 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1637 instructions.
1638
1639Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1640
1641 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
1642 assembler's -mcom and -many switches.
1643
1644Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
1645
1646 * i386.h: Fix cmpxchg8b extension opcode description.
1647
1648Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
1649
1650 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
1651 and register cr4.
1652
1653Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
1654
1655 * m68k.h: Change comment: split type P into types 0, 1 and 2.
1656
1657Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
1658
1659 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
1660
1661Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
1662
1663 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
1664
1665Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
1666
1667 * m68kmri.h: Remove.
1668
1669 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
1670 declarations. Remove F_ALIAS and flag field of struct
1671 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
1672 int. Make name and args fields of struct m68k_opcode const.
1673
1674Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
1675
1676 * sparc.h (F_NOTV9): Define.
1677
1678Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
1679
1680 * mips.h (INSN_4010): Define.
1681
1682Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1683
1684 * m68k.h (TBL1): Reverse sense of "round" argument in result.
1685
1686 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
1687 * m68k.h: Fix argument descriptions of coprocessor
1688 instructions to allow only alterable operands where appropriate.
1689 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
1690 (m68k_opcode_aliases): Add more aliases.
1691
1692Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1693
1694 * m68k.h: Added explcitly short-sized conditional branches, and a
1695 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
1696 svr4-based configurations.
1697
1698Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1699
1700 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
1701 * i386.h: added missing Data16/Data32 flags to a few instructions.
1702
1703Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
1704
1705 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
1706 (OP_MASK_BCC, OP_SH_BCC): Define.
1707 (OP_MASK_PREFX, OP_SH_PREFX): Define.
1708 (OP_MASK_CCC, OP_SH_CCC): Define.
1709 (INSN_READ_FPR_R): Define.
1710 (INSN_RFE): Delete.
1711
1712Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1713
1714 * m68k.h (enum m68k_architecture): Deleted.
1715 (struct m68k_opcode_alias): New type.
1716 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
1717 matching constraints, values and flags. As a side effect of this,
1718 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
1719 as I know were never used, now may need re-examining.
1720 (numopcodes): Now const.
1721 (m68k_opcode_aliases, numaliases): New variables.
1722 (endop): Deleted.
1723 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
1724 m68k_opcode_aliases; update declaration of m68k_opcodes.
1725
1726Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
1727
1728 * hppa.h (delay_type): Delete unused enumeration.
1729 (pa_opcode): Replace unused delayed field with an architecture
1730 field.
1731 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
1732
1733Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
1734
1735 * mips.h (INSN_ISA4): Define.
1736
1737Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
1738
1739 * mips.h (M_DLA_AB, M_DLI): Define.
1740
1741Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
1742
1743 * hppa.h (fstwx): Fix single-bit error.
1744
1745Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
1746
1747 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
1748
1749Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
1750
1751 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
1752 debug registers. From Charles Hannum (mycroft@netbsd.org).
1753
1754Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1755
1756 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
1757 i386 support:
1758 * i386.h (MOV_AX_DISP32): New macro.
1759 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
1760 of several call/return instructions.
1761 (ADDR_PREFIX_OPCODE): New macro.
1762
1763Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1764
1765 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
1766
1767 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
1768 it pointer to const char;
1769 (struct vot, field `name'): ditto.
1770
1771Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
1772
1773 * vax.h: Supply and properly group all values in end sentinel.
1774
1775Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
1776
1777 * mips.h (INSN_ISA, INSN_4650): Define.
1778
1779Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
1780
1781 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
1782 systems with a separate instruction and data cache, such as the
1783 29040, these instructions take an optional argument.
1784
1785Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1786
1787 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
1788 INSN_TRAP.
1789
1790Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
1791
1792 * mips.h (INSN_STORE_MEMORY): Define.
1793
1794Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1795
1796 * sparc.h: Document new operand type 'x'.
1797
1798Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1799
1800 * i960.h (I_CX2): New instruction category. It includes
1801 instructions available on Cx and Jx processors.
1802 (I_JX): New instruction category, for JX-only instructions.
1803 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
1804 Jx-only instructions, in I_JX category.
1805
1806Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1807
1808 * ns32k.h (endop): Made pointer const too.
1809
1810Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
1811
1812 * ns32k.h: Drop Q operand type as there is no correct use
1813 for it. Add I and Z operand types which allow better checking.
1814
1815Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
1816
1817 * h8300.h (xor.l) :fix bit pattern.
1818 (L_2): New size of operand.
1819 (trapa): Use it.
1820
1821Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1822
1823 * m68k.h: Move "trap" before "tpcc" to change disassembly.
1824
1825Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1826
1827 * sparc.h: Include v9 definitions.
1828
1829Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1830
1831 * m68k.h (m68060): Defined.
1832 (m68040up, mfloat, mmmu): Include it.
1833 (struct m68k_opcode): Widen `arch' field.
1834 (m68k_opcodes): Updated for M68060. Removed comments that were
1835 instructions commented out by "JF" years ago.
1836
1837Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1838
1839 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
1840 add a one-bit `flags' field.
1841 (F_ALIAS): New macro.
1842
1843Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
1844
1845 * h8300.h (dec, inc): Get encoding right.
1846
1847Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1848
1849 * ppc.h (struct powerpc_operand): Removed signedp field; just use
1850 a flag instead.
1851 (PPC_OPERAND_SIGNED): Define.
1852 (PPC_OPERAND_SIGNOPT): Define.
1853
1854Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1855
1856 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
1857 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
1858
1859Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1860
1861 * i386.h: Reverse last change. It'll be handled in gas instead.
1862
1863Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
1864
1865 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
1866 slower on the 486 and used the implicit shift count despite the
1867 explicit operand. The one-operand form is still available to get
1868 the shorter form with the implicit shift count.
1869
1870Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
1871
1872 * hppa.h: Fix typo in fstws arg string.
1873
1874Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1875
1876 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
1877
1878Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1879
1880 * ppc.h (PPC_OPCODE_601): Define.
1881
1882Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1883
1884 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
1885 (so we can determine valid completers for both addb and addb[tf].)
1886
1887 * hppa.h (xmpyu): No floating point format specifier for the
1888 xmpyu instruction.
1889
1890Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1891
1892 * ppc.h (PPC_OPERAND_NEXT): Define.
1893 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
1894 (struct powerpc_macro): Define.
1895 (powerpc_macros, powerpc_num_macros): Declare.
1896
1897Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1898
1899 * ppc.h: New file. Header file for PowerPC opcode table.
1900
1901Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
1902
1903 * hppa.h: More minor template fixes for sfu and copr (to allow
1904 for easier disassembly).
1905
1906 * hppa.h: Fix templates for all the sfu and copr instructions.
1907
1908Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
1909
1910 * i386.h (push): Permit Imm16 operand too.
1911
1912Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1913
1914 * h8300.h (andc): Exists in base arch.
1915
1916Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1917
1918 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
1919 * hppa.h: #undef NONE to avoid conflict with hiux include files.
1920
1921Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1922
1923 * hppa.h: Add FP quadword store instructions.
1924
1925Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1926
1927 * mips.h: (M_J_A): Added.
1928 (M_LA): Removed.
1929
1930Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1931
1932 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1933 <mellon@pepper.ncd.com>.
1934
1935Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1936
1937 * hppa.h: Immediate field in probei instructions is unsigned,
1938 not low-sign extended.
1939
1940Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1941
1942 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1943
1944Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1945
1946 * i386.h: Add "fxch" without operand.
1947
1948Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1949
1950 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1951
1952Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1953
1954 * hppa.h: Add gfw and gfr to the opcode table.
1955
1956Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1957
1958 * m88k.h: extended to handle m88110.
1959
1960Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1961
1962 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1963 addresses.
1964
1965Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1966
1967 * i960.h (i960_opcodes): Properly bracket initializers.
1968
1969Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1970
1971 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1972
1973Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1974
1975 * m68k.h (two): Protect second argument with parentheses.
1976
1977Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1978
1979 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1980 Deleted old in/out instructions in "#if 0" section.
1981
1982Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1983
1984 * i386.h (i386_optab): Properly bracket initializers.
1985
1986Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1987
1988 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1989 Jeff Law, law@cs.utah.edu).
1990
1991Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1992
1993 * i386.h (lcall): Accept Imm32 operand also.
1994
1995Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1996
1997 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1998 (M_DABS): Added.
1999
2000Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2001
2002 * mips.h (INSN_*): Changed values. Removed unused definitions.
2003 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
2004 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
2005 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
2006 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
2007 (M_*): Added new values for r6000 and r4000 macros.
2008 (ANY_DELAY): Removed.
2009
2010Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2011
2012 * mips.h: Added M_LI_S and M_LI_SS.
2013
2014Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
2015
2016 * h8300.h: Get some rare mov.bs correct.
2017
2018Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
2019
2020 * sparc.h: Don't define const ourself; rely on ansidecl.h having
2021 been included.
2022
2023Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
2024
2025 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
2026 jump instructions, for use in disassemblers.
2027
2028Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
2029
2030 * m88k.h: Make bitfields just unsigned, not unsigned long or
2031 unsigned short.
2032
2033Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
2034
2035 * hppa.h: New argument type 'y'. Use in various float instructions.
2036
2037Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
2038
2039 * hppa.h (break): First immediate field is unsigned.
2040
2041 * hppa.h: Add rfir instruction.
2042
2043Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
2044
2045 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
2046
2047Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
2048
2049 * mips.h: Reworked the hazard information somewhat, and fixed some
2050 bugs in the instruction hazard descriptions.
2051
2052Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2053
2054 * m88k.h: Corrected a couple of opcodes.
2055
2056Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
2057
2058 * mips.h: Replaced with version from Ralph Campbell and OSF. The
2059 new version includes instruction hazard information, but is
2060 otherwise reasonably similar.
2061
2062Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
2063
2064 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
2065
2066Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
2067
2068 Patches from Jeff Law, law@cs.utah.edu:
2069 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
2070 Make the tables be the same for the following instructions:
2071 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
2072 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
2073 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
2074 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
2075 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
2076 "fcmp", and "ftest".
2077
2078 * hppa.h: Make new and old tables the same for "break", "mtctl",
2079 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
2080 Fix typo in last patch. Collapse several #ifdefs into a
2081 single #ifdef.
2082
2083 * hppa.h: Delete remaining OLD_TABLE code. Bring some
2084 of the comments up-to-date.
2085
2086 * hppa.h: Update "free list" of letters and update
2087 comments describing each letter's function.
2088
2089Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
2090
2091 * h8300.h: checkpoint, includes H8/300-H opcodes.
2092
2093Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
2094
2095 * Patches from Jeffrey Law <law@cs.utah.edu>.
2096 * hppa.h: Rework single precision FP
2097 instructions so that they correctly disassemble code
2098 PA1.1 code.
2099
2100Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
2101
2102 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
2103 mov to allow instructions like mov ss,xyz(ecx) to assemble.
2104
2105Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
2106
2107 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
2108 gdb will define it for now.
2109
2110Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
2111
2112 * sparc.h: Don't end enumerator list with comma.
2113
2114Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
2115
2116 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
2117 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
2118 ("bc2t"): Correct typo.
2119 ("[ls]wc[023]"): Use T rather than t.
2120 ("c[0123]"): Define general coprocessor instructions.
2121
2122Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
2123
2124 * m68k.h: Move split point for gcc compilation more towards
2125 middle.
2126
2127Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
2128
2129 * rs6k.h: Clean up instructions for primary opcode 19 (many were
2130 simply wrong, ics, rfi, & rfsvc were missing).
2131 Add "a" to opr_ext for "bb". Doc fix.
2132
2133Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
2134
2135 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
2136 * mips.h: Add casts, to suppress warnings about shifting too much.
2137 * m68k.h: Document the placement code '9'.
2138
2139Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
2140
2141 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
2142 allows callers to break up the large initialized struct full of
2143 opcodes into two half-sized ones. This permits GCC to compile
2144 this module, since it takes exponential space for initializers.
2145 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
2146
2147Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
2148
2149 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
2150 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
2151 initialized structs in it.
2152
2153Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
2154
2155 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
2156 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
2157 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
2158
2159Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
2160
2161 * mips.h: document "i" and "j" operands correctly.
2162
2163Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2164
2165 * mips.h: Removed endianness dependency.
2166
2167Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
2168
2169 * h8300.h: include info on number of cycles per instruction.
2170
2171Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
2172
2173 * hppa.h: Move handy aliases to the front. Fix masks for extract
2174 and deposit instructions.
2175
2176Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
2177
2178 * i386.h: accept shld and shrd both with and without the shift
2179 count argument, which is always %cl.
2180
2181Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
2182
2183 * i386.h (i386_optab_end, i386_regtab_end): Now const.
2184 (one_byte_segment_defaults, two_byte_segment_defaults,
2185 i386_prefixtab_end): Ditto.
2186
2187Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
2188
2189 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
2190 for operand 2; from John Carr, jfc@dsg.dec.com.
2191
2192Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
2193
2194 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
2195 always use 16-bit offsets. Makes calculated-size jump tables
2196 feasible.
2197
2198Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
2199
2200 * i386.h: Fix one-operand forms of in* and out* patterns.
2201
2202Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
2203
2204 * m68k.h: Added CPU32 support.
2205
2206Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
2207
2208 * mips.h (break): Disassemble the argument. Patch from
2209 jonathan@cs.stanford.edu (Jonathan Stone).
2210
2211Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
2212
2213 * m68k.h: merged Motorola and MIT syntax.
2214
2215Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2216
2217 * m68k.h (pmove): make the tests less strict, the 68k book is
2218 wrong.
2219
2220Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
2221
2222 * m68k.h (m68ec030): Defined as alias for 68030.
2223 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
2224 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
2225 them. Tightened description of "fmovex" to distinguish it from
2226 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
2227 up descriptions that claimed versions were available for chips not
2228 supporting them. Added "pmovefd".
2229
2230Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2231
2232 * m68k.h: fix where the . goes in divull
2233
2234Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
2235
2236 * m68k.h: the cas2 instruction is supposed to be written with
2237 indirection on the last two operands, which can be either data or
2238 address registers. Added a new operand type 'r' which accepts
2239 either register type. Added new cases for cas2l and cas2w which
2240 use them. Corrected masks for cas2 which failed to recognize use
2241 of address register.
2242
2243Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
2244
2245 * m68k.h: Merged in patches (mostly m68040-specific) from
2246 Colin Smith <colin@wrs.com>.
2247
2248 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
2249 base). Also cleaned up duplicates, re-ordered instructions for
2250 the sake of dis-assembling (so aliases come after standard names).
2251 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
2252
2253Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2254
2255 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
2256 all missing .s
2257
2258Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
2259
2260 * sparc.h: Moved tables to BFD library.
2261
2262 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
2263
2264Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
2265
2266 * h8300.h: Finish filling in all the holes in the opcode table,
2267 so that the Lucid C compiler can digest this as well...
2268
2269Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
2270
2271 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
2272 Fix opcodes on various sizes of fild/fist instructions
2273 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
2274 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
2275
2276Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
2277
2278 * h8300.h: Fill in all the holes in the opcode table so that the
2279 losing HPUX C compiler can digest this...
2280
2281Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
2282
2283 * mips.h: Fix decoding of coprocessor instructions, somewhat.
2284 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
2285
2286Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
2287
2288 * sparc.h: Add new architecture variant sparclite; add its scan
2289 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
2290
2291Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
2292
2293 * mips.h: Add some more opcode synonyms (from Frank Yellin,
2294 fy@lucid.com).
2295
2296Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
2297
2298 * rs6k.h: New version from IBM (Metin).
2299
2300Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
2301
2302 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
2303 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
2304
2305Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
2306
2307 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
2308
2309Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
2310
2311 * m68k.h (one, two): Cast macro args to unsigned to suppress
2312 complaints from compiler and lint about integer overflow during
2313 shift.
2314
2315Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
2316
2317 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
2318
2319Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
2320
2321 * mips.h: Make bitfield layout depend on the HOST compiler,
2322 not on the TARGET system.
2323
2324Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
2325
2326 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
2327 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
2328 <TRANLE@INTELLICORP.COM>.
2329
2330Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
2331
2332 * h8300.h: turned op_type enum into #define list
2333
2334Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
2335
2336 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
2337 similar instructions -- they've been renamed to "fitoq", etc.
2338 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
2339 number of arguments.
2340 * h8300.h: Remove extra ; which produces compiler warning.
2341
2342Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
2343
2344 * sparc.h: fix opcode for tsubcctv.
2345
2346Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
2347
2348 * sparc.h: fba and cba are now aliases for fb and cb respectively.
2349
2350Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
2351
2352 * sparc.h (nop): Made the 'lose' field be even tighter,
2353 so only a standard 'nop' is disassembled as a nop.
2354
2355Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
2356
2357 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
2358 disassembled as a nop.
2359
2360Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
2361
2362 * sparc.h: fix a typo.
2363
2364Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
2365
2366 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
2367 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
2368 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
2369
2370\f
2371Local Variables:
2372version-control: never
2373End:
This page took 0.153501 seconds and 4 git commands to generate.