ASoC: Use regmap update bits operation for drivers using regmap
[deliverable/linux.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
be3ea3b9 22#include <linux/regmap.h>
808db4a4
RP
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/control.h>
26#include <sound/ac97_codec.h>
27
808db4a4
RP
28/*
29 * Convenience kcontrol builders
30 */
460acbec 31#define SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, xmax, xinvert) \
4eaa9819 32 ((unsigned long)&(struct soc_mixer_control) \
30d86ba4
PU
33 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
34 .rshift = shift_right, .max = xmax, .platform_max = xmax, \
35 .invert = xinvert})
460acbec
PU
36#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
37 SOC_DOUBLE_VALUE(xreg, xshift, xshift, xmax, xinvert)
4eaa9819
JS
38#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
39 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 40 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
cdffa775
PU
41#define SOC_DOUBLE_R_VALUE(xlreg, xrreg, xshift, xmax, xinvert) \
42 ((unsigned long)&(struct soc_mixer_control) \
43 {.reg = xlreg, .rreg = xrreg, .shift = xshift, .rshift = xshift, \
44 .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 45#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
46{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
50#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
52 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
53 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
54 .tlv.p = (tlv_array), \
55 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
56 .put = snd_soc_put_volsw, \
57 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
460acbec 58#define SOC_DOUBLE(xname, reg, shift_left, shift_right, max, invert) \
808db4a4
RP
59{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
60 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
61 .put = snd_soc_put_volsw, \
460acbec
PU
62 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
63 max, invert) }
4eaa9819 64#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4 65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
e8f5a103 66 .info = snd_soc_info_volsw, \
974815ba 67 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
68 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
69 xmax, xinvert) }
460acbec 70#define SOC_DOUBLE_TLV(xname, reg, shift_left, shift_right, max, invert, tlv_array) \
a7a4ac86
PZ
71{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
72 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
73 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
74 .tlv.p = (tlv_array), \
75 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
76 .put = snd_soc_put_volsw, \
460acbec
PU
77 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
78 max, invert) }
4eaa9819 79#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
80{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
81 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
82 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
83 .tlv.p = (tlv_array), \
e8f5a103 84 .info = snd_soc_info_volsw, \
974815ba 85 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
86 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
87 xmax, xinvert) }
4eaa9819 88#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
89{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
90 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
91 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
92 .tlv.p = (tlv_array), \
93 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
94 .put = snd_soc_put_volsw_s8, \
4eaa9819 95 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
96 {.reg = xreg, .min = xmin, .max = xmax, \
97 .platform_max = xmax} }
f8ba0b7b 98#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 99{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
100 .max = xmax, .texts = xtexts }
101#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
102 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
103#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
104{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
105#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
106{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
107 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
108#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
109 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
110#define SOC_ENUM(xname, xenum) \
111{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
112 .info = snd_soc_info_enum_double, \
113 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
114 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
115#define SOC_VALUE_ENUM(xname, xenum) \
116{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 117 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
118 .get = snd_soc_get_value_enum_double, \
119 .put = snd_soc_put_value_enum_double, \
120 .private_value = (unsigned long)&xenum }
f8ba0b7b 121#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
122 xhandler_get, xhandler_put) \
123{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 124 .info = snd_soc_info_volsw, \
808db4a4 125 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 126 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
460acbec 127#define SOC_DOUBLE_EXT(xname, reg, shift_left, shift_right, max, invert,\
7629ad24
DM
128 xhandler_get, xhandler_put) \
129{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
130 .info = snd_soc_info_volsw, \
131 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
132 .private_value = \
133 SOC_DOUBLE_VALUE(reg, shift_left, shift_right, max, invert) }
f8ba0b7b 134#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
135 xhandler_get, xhandler_put, tlv_array) \
136{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
137 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
138 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
139 .tlv.p = (tlv_array), \
140 .info = snd_soc_info_volsw, \
141 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 142 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
143#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
144 xhandler_get, xhandler_put, tlv_array) \
145{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
146 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
147 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
148 .tlv.p = (tlv_array), \
149 .info = snd_soc_info_volsw, \
150 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
151 .private_value = SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, \
152 xmax, xinvert) }
3ce91d5a
JS
153#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
154 xhandler_get, xhandler_put, tlv_array) \
155{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
156 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
157 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
158 .tlv.p = (tlv_array), \
e8f5a103 159 .info = snd_soc_info_volsw, \
3ce91d5a 160 .get = xhandler_get, .put = xhandler_put, \
cdffa775
PU
161 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
162 xmax, xinvert) }
808db4a4
RP
163#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
164{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
165 .info = snd_soc_info_bool_ext, \
166 .get = xhandler_get, .put = xhandler_put, \
167 .private_value = xdata }
168#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
169{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
170 .info = snd_soc_info_enum_ext, \
171 .get = xhandler_get, .put = xhandler_put, \
172 .private_value = (unsigned long)&xenum }
173
b6f4bb38 174#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
175 xmin, xmax, tlv_array) \
176{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
177 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
178 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
179 .tlv.p = (tlv_array), \
180 .info = snd_soc_info_volsw_2r_sx, \
181 .get = snd_soc_get_volsw_2r_sx, \
182 .put = snd_soc_put_volsw_2r_sx, \
183 .private_value = (unsigned long)&(struct soc_mixer_control) \
184 {.reg = xreg_left, \
185 .rreg = xreg_right, .shift = xshift, \
186 .min = xmin, .max = xmax} }
187
188
6c2fb6a8
GL
189/*
190 * Simplified versions of above macros, declaring a struct and calculating
191 * ARRAY_SIZE internally
192 */
193#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
194 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
195 ARRAY_SIZE(xtexts), xtexts)
196#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
197 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
198#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
199 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
200#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
201 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
202 ARRAY_SIZE(xtexts), xtexts, xvalues)
203#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
204 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
205
0168bf0d
LG
206/*
207 * Component probe and remove ordering levels for components with runtime
208 * dependencies.
209 */
210#define SND_SOC_COMP_ORDER_FIRST -2
211#define SND_SOC_COMP_ORDER_EARLY -1
212#define SND_SOC_COMP_ORDER_NORMAL 0
213#define SND_SOC_COMP_ORDER_LATE 1
214#define SND_SOC_COMP_ORDER_LAST 2
215
0be9898a
MB
216/*
217 * Bias levels
218 *
219 * @ON: Bias is fully on for audio playback and capture operations.
220 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
221 * stream start and stop operations.
222 * @STANDBY: Low power standby state when no playback/capture operations are
223 * in progress. NOTE: The transition time between STANDBY and ON
224 * should be as fast as possible and no longer than 10ms.
225 * @OFF: Power Off. No restrictions on transition times.
226 */
227enum snd_soc_bias_level {
56fba41f
MB
228 SND_SOC_BIAS_OFF = 0,
229 SND_SOC_BIAS_STANDBY = 1,
230 SND_SOC_BIAS_PREPARE = 2,
231 SND_SOC_BIAS_ON = 3,
0be9898a
MB
232};
233
5a504963 234struct device_node;
8a2cd618
MB
235struct snd_jack;
236struct snd_soc_card;
808db4a4
RP
237struct snd_soc_pcm_stream;
238struct snd_soc_ops;
808db4a4 239struct snd_soc_pcm_runtime;
3c4b266f 240struct snd_soc_dai;
f0fba2ad 241struct snd_soc_dai_driver;
12a48a8c 242struct snd_soc_platform;
d273ebe7 243struct snd_soc_dai_link;
f0fba2ad 244struct snd_soc_platform_driver;
808db4a4 245struct snd_soc_codec;
f0fba2ad 246struct snd_soc_codec_driver;
808db4a4 247struct soc_enum;
8a2cd618 248struct snd_soc_jack;
fa9879ed 249struct snd_soc_jack_zone;
8a2cd618 250struct snd_soc_jack_pin;
7a30a3db 251struct snd_soc_cache_ops;
ce6120cc 252#include <sound/soc-dapm.h>
f0fba2ad 253
ec67624d
LCM
254#ifdef CONFIG_GPIOLIB
255struct snd_soc_jack_gpio;
256#endif
808db4a4
RP
257
258typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
259
260extern struct snd_ac97_bus_ops soc_ac97_ops;
261
7084a42b 262enum snd_soc_control_type {
e9c03905 263 SND_SOC_I2C = 1,
7084a42b 264 SND_SOC_SPI,
0671da18 265 SND_SOC_REGMAP,
7084a42b
MB
266};
267
7a30a3db 268enum snd_soc_compress_type {
119bd789 269 SND_SOC_FLAT_COMPRESSION = 1,
7a30a3db
DP
270};
271
b8c0dab9
LG
272enum snd_soc_pcm_subclass {
273 SND_SOC_PCM_CLASS_PCM = 0,
274 SND_SOC_PCM_CLASS_BE = 1,
275};
276
ec4ee52a 277int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
da1c6ea6 278 int source, unsigned int freq, int dir);
ec4ee52a
MB
279int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
280 unsigned int freq_in, unsigned int freq_out);
281
70a7ca34
VK
282int snd_soc_register_card(struct snd_soc_card *card);
283int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
284int snd_soc_suspend(struct device *dev);
285int snd_soc_resume(struct device *dev);
286int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
287int snd_soc_register_platform(struct device *dev,
288 struct snd_soc_platform_driver *platform_drv);
289void snd_soc_unregister_platform(struct device *dev);
290int snd_soc_register_codec(struct device *dev,
001ae4c0 291 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
292 struct snd_soc_dai_driver *dai_drv, int num_dai);
293void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
294int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
295 unsigned int reg);
239c9706
DP
296int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
297 unsigned int reg);
298int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
299 unsigned int reg);
17a52fd6 300int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
301 int addr_bits, int data_bits,
302 enum snd_soc_control_type control);
7a30a3db
DP
303int snd_soc_cache_sync(struct snd_soc_codec *codec);
304int snd_soc_cache_init(struct snd_soc_codec *codec);
305int snd_soc_cache_exit(struct snd_soc_codec *codec);
306int snd_soc_cache_write(struct snd_soc_codec *codec,
307 unsigned int reg, unsigned int value);
308int snd_soc_cache_read(struct snd_soc_codec *codec,
309 unsigned int reg, unsigned int *value);
066d16c3
DP
310int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
311 unsigned int reg);
312int snd_soc_default_readable_register(struct snd_soc_codec *codec,
313 unsigned int reg);
8020454c
DP
314int snd_soc_default_writable_register(struct snd_soc_codec *codec,
315 unsigned int reg);
f1442bc1
LG
316int snd_soc_platform_read(struct snd_soc_platform *platform,
317 unsigned int reg);
318int snd_soc_platform_write(struct snd_soc_platform *platform,
319 unsigned int reg, unsigned int val);
354a2142 320int soc_new_pcm(struct snd_soc_pcm_runtime *rtd, int num);
12a48a8c 321
7aae816d
MB
322/* Utility functions to get clock rates from various things */
323int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
324int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 325int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
326int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
327
808db4a4
RP
328/* set runtime hw params */
329int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
330 const struct snd_pcm_hardware *hw);
808db4a4 331
8a2cd618 332/* Jack reporting */
f0fba2ad 333int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
334 struct snd_soc_jack *jack);
335void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
336int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
337 struct snd_soc_jack_pin *pins);
d5021ec9
MB
338void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
339 struct notifier_block *nb);
340void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
341 struct notifier_block *nb);
fa9879ed
VK
342int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
343 struct snd_soc_jack_zone *zones);
344int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
345#ifdef CONFIG_GPIOLIB
346int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
347 struct snd_soc_jack_gpio *gpios);
348void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
349 struct snd_soc_jack_gpio *gpios);
350#endif
8a2cd618 351
808db4a4
RP
352/* codec register bit access */
353int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 354 unsigned int mask, unsigned int value);
dd1b3d53
MB
355int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
356 unsigned short reg, unsigned int mask,
357 unsigned int value);
808db4a4 358int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 359 unsigned int mask, unsigned int value);
808db4a4
RP
360
361int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
362 struct snd_ac97_bus_ops *ops, int num);
363void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
364
365/*
366 *Controls
367 */
368struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
369 void *data, char *long_name,
370 const char *prefix);
3e8e1952
IM
371int snd_soc_add_controls(struct snd_soc_codec *codec,
372 const struct snd_kcontrol_new *controls, int num_controls);
a491a5c8
LG
373int snd_soc_add_platform_controls(struct snd_soc_platform *platform,
374 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
375int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
376 struct snd_ctl_elem_info *uinfo);
377int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
378 struct snd_ctl_elem_info *uinfo);
379int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
380 struct snd_ctl_elem_value *ucontrol);
381int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
382 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
383int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
384 struct snd_ctl_elem_value *ucontrol);
385int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
386 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
387int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
388 struct snd_ctl_elem_info *uinfo);
389int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
390 struct snd_ctl_elem_info *uinfo);
392abe9c 391#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
392int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
393 struct snd_ctl_elem_value *ucontrol);
394int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
395 struct snd_ctl_elem_value *ucontrol);
a92f1394
PU
396#define snd_soc_get_volsw_2r snd_soc_get_volsw
397#define snd_soc_put_volsw_2r snd_soc_put_volsw
e13ac2e9
MB
398int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
399 struct snd_ctl_elem_info *uinfo);
400int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
401 struct snd_ctl_elem_value *ucontrol);
402int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
403 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
404int snd_soc_limit_volume(struct snd_soc_codec *codec,
405 const char *name, int max);
b6f4bb38 406int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
407 struct snd_ctl_elem_info *uinfo);
408int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
409 struct snd_ctl_elem_value *ucontrol);
410int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
411 struct snd_ctl_elem_value *ucontrol);
808db4a4 412
066d16c3
DP
413/**
414 * struct snd_soc_reg_access - Describes whether a given register is
415 * readable, writable or volatile.
416 *
417 * @reg: the register number
418 * @read: whether this register is readable
419 * @write: whether this register is writable
420 * @vol: whether this register is volatile
421 */
422struct snd_soc_reg_access {
423 u16 reg;
424 u16 read;
425 u16 write;
426 u16 vol;
427};
428
8a2cd618
MB
429/**
430 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
431 *
432 * @pin: name of the pin to update
433 * @mask: bits to check for in reported jack status
434 * @invert: if non-zero then pin is enabled when status is not reported
435 */
436struct snd_soc_jack_pin {
437 struct list_head list;
438 const char *pin;
439 int mask;
440 bool invert;
441};
442
fa9879ed
VK
443/**
444 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
445 *
446 * @min_mv: start voltage in mv
447 * @max_mv: end voltage in mv
448 * @jack_type: type of jack that is expected for this voltage
449 * @debounce_time: debounce_time for jack, codec driver should wait for this
450 * duration before reading the adc for voltages
451 * @:list: list container
452 */
453struct snd_soc_jack_zone {
454 unsigned int min_mv;
455 unsigned int max_mv;
456 unsigned int jack_type;
457 unsigned int debounce_time;
458 struct list_head list;
459};
460
ec67624d
LCM
461/**
462 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
463 *
464 * @gpio: gpio number
465 * @name: gpio name
466 * @report: value to report when jack detected
467 * @invert: report presence in low state
468 * @debouce_time: debouce time in ms
7887ab3a 469 * @wake: enable as wake source
fadddc87
MB
470 * @jack_status_check: callback function which overrides the detection
471 * to provide more complex checks (eg, reading an
472 * ADC).
ec67624d
LCM
473 */
474#ifdef CONFIG_GPIOLIB
475struct snd_soc_jack_gpio {
476 unsigned int gpio;
477 const char *name;
478 int report;
479 int invert;
480 int debounce_time;
7887ab3a
MB
481 bool wake;
482
ec67624d 483 struct snd_soc_jack *jack;
4c14d78e 484 struct delayed_work work;
c871a053
JS
485
486 int (*jack_status_check)(void);
ec67624d
LCM
487};
488#endif
489
8a2cd618
MB
490struct snd_soc_jack {
491 struct snd_jack *jack;
f0fba2ad 492 struct snd_soc_codec *codec;
8a2cd618
MB
493 struct list_head pins;
494 int status;
d5021ec9 495 struct blocking_notifier_head notifier;
fa9879ed 496 struct list_head jack_zones;
8a2cd618
MB
497};
498
808db4a4
RP
499/* SoC PCM stream information */
500struct snd_soc_pcm_stream {
f0fba2ad 501 const char *stream_name;
1c433fbd
GG
502 u64 formats; /* SNDRV_PCM_FMTBIT_* */
503 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
504 unsigned int rate_min; /* min rate */
505 unsigned int rate_max; /* max rate */
506 unsigned int channels_min; /* min channels */
507 unsigned int channels_max; /* max channels */
58ba9b25 508 unsigned int sig_bits; /* number of bits of content */
808db4a4
RP
509};
510
511/* SoC audio ops */
512struct snd_soc_ops {
513 int (*startup)(struct snd_pcm_substream *);
514 void (*shutdown)(struct snd_pcm_substream *);
515 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
516 int (*hw_free)(struct snd_pcm_substream *);
517 int (*prepare)(struct snd_pcm_substream *);
518 int (*trigger)(struct snd_pcm_substream *, int);
519};
520
7a30a3db
DP
521/* SoC cache ops */
522struct snd_soc_cache_ops {
0d735eaa 523 const char *name;
7a30a3db
DP
524 enum snd_soc_compress_type id;
525 int (*init)(struct snd_soc_codec *codec);
526 int (*exit)(struct snd_soc_codec *codec);
527 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
528 unsigned int *value);
529 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
530 unsigned int value);
531 int (*sync)(struct snd_soc_codec *codec);
532};
533
f0fba2ad 534/* SoC Audio Codec device */
808db4a4 535struct snd_soc_codec {
f0fba2ad 536 const char *name;
ead9b919 537 const char *name_prefix;
f0fba2ad 538 int id;
0d0cf00a 539 struct device *dev;
001ae4c0 540 const struct snd_soc_codec_driver *driver;
0d0cf00a 541
f0fba2ad
LG
542 struct mutex mutex;
543 struct snd_soc_card *card;
0d0cf00a 544 struct list_head list;
f0fba2ad
LG
545 struct list_head card_list;
546 int num_dai;
23bbce34 547 enum snd_soc_compress_type compress_type;
aea170a0 548 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
549 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
550 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 551 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
552
553 /* runtime */
808db4a4
RP
554 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
555 unsigned int active;
dad8e7ae 556 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
557 unsigned int suspended:1; /* Codec is in suspend PM state */
558 unsigned int probed:1; /* Codec has been probed */
559 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 560 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 561 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 562 unsigned int cache_init:1; /* codec cache has been initialized */
8a713da8 563 unsigned int using_regmap:1; /* using regmap access */
aaee8ef1
MB
564 u32 cache_only; /* Suppress writes to hardware */
565 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
566
567 /* codec IO */
568 void *control_data; /* codec control (i2c/3wire) data */
67850a89 569 enum snd_soc_control_type control_type;
808db4a4 570 hw_write_t hw_write;
afa2f106 571 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
572 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
573 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 574 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 575 void *reg_cache;
3335ddca 576 const void *reg_def_copy;
7a30a3db
DP
577 const struct snd_soc_cache_ops *cache_ops;
578 struct mutex cache_rw_mutex;
be3ea3b9 579 int val_bytes;
a96ca338 580
808db4a4 581 /* dapm */
ce6120cc 582 struct snd_soc_dapm_context dapm;
1d69c5c5 583 unsigned int ignore_pmdown_time:1; /* pmdown_time is ignored at stop */
808db4a4 584
384c89e2 585#ifdef CONFIG_DEBUG_FS
88439ac7 586 struct dentry *debugfs_codec_root;
384c89e2 587 struct dentry *debugfs_reg;
79fb9387 588 struct dentry *debugfs_dapm;
384c89e2 589#endif
808db4a4
RP
590};
591
f0fba2ad
LG
592/* codec driver */
593struct snd_soc_codec_driver {
594
595 /* driver ops */
596 int (*probe)(struct snd_soc_codec *);
597 int (*remove)(struct snd_soc_codec *);
84b315ee 598 int (*suspend)(struct snd_soc_codec *);
f0fba2ad
LG
599 int (*resume)(struct snd_soc_codec *);
600
b7af1daf
MB
601 /* Default control and setup, added after probe() is run */
602 const struct snd_kcontrol_new *controls;
603 int num_controls;
89b95ac0
MB
604 const struct snd_soc_dapm_widget *dapm_widgets;
605 int num_dapm_widgets;
606 const struct snd_soc_dapm_route *dapm_routes;
607 int num_dapm_routes;
608
ec4ee52a
MB
609 /* codec wide operations */
610 int (*set_sysclk)(struct snd_soc_codec *codec,
da1c6ea6 611 int clk_id, int source, unsigned int freq, int dir);
ec4ee52a
MB
612 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
613 unsigned int freq_in, unsigned int freq_out);
614
f0fba2ad
LG
615 /* codec IO */
616 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
617 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
618 int (*display_register)(struct snd_soc_codec *, char *,
619 size_t, unsigned int);
d4754ec9
DP
620 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
621 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 622 int (*writable_register)(struct snd_soc_codec *, unsigned int);
4a8923ba 623 unsigned int reg_cache_size;
f0fba2ad
LG
624 short reg_cache_step;
625 short reg_word_size;
626 const void *reg_cache_default;
066d16c3
DP
627 short reg_access_size;
628 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 629 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
630
631 /* codec bias level */
632 int (*set_bias_level)(struct snd_soc_codec *,
633 enum snd_soc_bias_level level);
33c5f969 634 bool idle_bias_off;
474b62d6
MB
635
636 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 637 enum snd_soc_dapm_type, int);
0168bf0d 638
64a648c2
LG
639 /* codec stream completion event */
640 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
641
0168bf0d
LG
642 /* probe ordering - for components with runtime dependencies */
643 int probe_order;
644 int remove_order;
808db4a4
RP
645};
646
647/* SoC platform interface */
f0fba2ad 648struct snd_soc_platform_driver {
808db4a4 649
f0fba2ad
LG
650 int (*probe)(struct snd_soc_platform *);
651 int (*remove)(struct snd_soc_platform *);
652 int (*suspend)(struct snd_soc_dai *dai);
653 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
654
655 /* pcm creation and destruction */
552d1ef6 656 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
657 void (*pcm_free)(struct snd_pcm *);
658
cb2cf612
LG
659 /* Default control and setup, added after probe() is run */
660 const struct snd_kcontrol_new *controls;
661 int num_controls;
662 const struct snd_soc_dapm_widget *dapm_widgets;
663 int num_dapm_widgets;
664 const struct snd_soc_dapm_route *dapm_routes;
665 int num_dapm_routes;
666
258020d0
PU
667 /*
668 * For platform caused delay reporting.
669 * Optional.
670 */
671 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
672 struct snd_soc_dai *);
673
808db4a4 674 /* platform stream ops */
f0fba2ad 675 struct snd_pcm_ops *ops;
0168bf0d 676
64a648c2
LG
677 /* platform stream completion event */
678 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
679
0168bf0d
LG
680 /* probe ordering - for components with runtime dependencies */
681 int probe_order;
682 int remove_order;
f1442bc1
LG
683
684 /* platform IO - used for platform DAPM */
685 unsigned int (*read)(struct snd_soc_platform *, unsigned int);
686 int (*write)(struct snd_soc_platform *, unsigned int, unsigned int);
808db4a4
RP
687};
688
f0fba2ad
LG
689struct snd_soc_platform {
690 const char *name;
691 int id;
692 struct device *dev;
693 struct snd_soc_platform_driver *driver;
808db4a4 694
f0fba2ad
LG
695 unsigned int suspended:1; /* platform is suspended */
696 unsigned int probed:1;
1c433fbd 697
f0fba2ad
LG
698 struct snd_soc_card *card;
699 struct list_head list;
700 struct list_head card_list;
b7950641
LG
701
702 struct snd_soc_dapm_context dapm;
f0fba2ad 703};
808db4a4 704
f0fba2ad
LG
705struct snd_soc_dai_link {
706 /* config - must be set by machine driver */
707 const char *name; /* Codec name */
708 const char *stream_name; /* Stream name */
709 const char *codec_name; /* for multi-codec */
5a504963 710 const struct device_node *codec_of_node;
f0fba2ad 711 const char *platform_name; /* for multi-platform */
5a504963 712 const struct device_node *platform_of_node;
f0fba2ad 713 const char *cpu_dai_name;
5a504963 714 const struct device_node *cpu_dai_of_node;
f0fba2ad 715 const char *codec_dai_name;
4ccab3e7 716
75d9ac46
MB
717 unsigned int dai_fmt; /* format to set on init */
718
3efab7dc
MB
719 /* Keep DAI active over suspend */
720 unsigned int ignore_suspend:1;
721
06f409d7
MB
722 /* Symmetry requirements */
723 unsigned int symmetric_rates:1;
724
e50fad4f 725 /* pmdown_time is ignored at stop */
726 unsigned int ignore_pmdown_time:1;
727
f0fba2ad
LG
728 /* codec/machine specific init - e.g. add machine controls */
729 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 730
f0fba2ad
LG
731 /* machine stream operations */
732 struct snd_soc_ops *ops;
808db4a4
RP
733};
734
ff819b83 735struct snd_soc_codec_conf {
ead9b919 736 const char *dev_name;
ff819b83
DP
737
738 /*
739 * optional map of kcontrol, widget and path name prefixes that are
740 * associated per device
741 */
ead9b919 742 const char *name_prefix;
ff819b83
DP
743
744 /*
745 * set this to the desired compression type if you want to
746 * override the one supplied in codec->driver->compress_type
747 */
748 enum snd_soc_compress_type compress_type;
ead9b919
JN
749};
750
2eea392d
JN
751struct snd_soc_aux_dev {
752 const char *name; /* Codec name */
753 const char *codec_name; /* for multi-codec */
754
755 /* codec/machine specific init - e.g. add machine controls */
756 int (*init)(struct snd_soc_dapm_context *dapm);
757};
758
87506549
MB
759/* SoC card */
760struct snd_soc_card {
f0fba2ad 761 const char *name;
22de71ba
LG
762 const char *long_name;
763 const char *driver_name;
c5af3a2e 764 struct device *dev;
f0fba2ad
LG
765 struct snd_card *snd_card;
766 struct module *owner;
c5af3a2e
MB
767
768 struct list_head list;
f0fba2ad 769 struct mutex mutex;
c5af3a2e 770
f0fba2ad 771 bool instantiated;
808db4a4 772
e7361ec4 773 int (*probe)(struct snd_soc_card *card);
28e9ad92 774 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 775 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
776
777 /* the pre and post PM functions are used to do any PM work before and
778 * after the codec and DAI's do any PM work. */
70b2ac12
MB
779 int (*suspend_pre)(struct snd_soc_card *card);
780 int (*suspend_post)(struct snd_soc_card *card);
781 int (*resume_pre)(struct snd_soc_card *card);
782 int (*resume_post)(struct snd_soc_card *card);
808db4a4 783
0b4d221b 784 /* callbacks */
87506549 785 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 786 struct snd_soc_dapm_context *dapm,
0be9898a 787 enum snd_soc_bias_level level);
1badabd9 788 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 789 struct snd_soc_dapm_context *dapm,
1badabd9 790 enum snd_soc_bias_level level);
0b4d221b 791
6c5f1fed 792 long pmdown_time;
96dd3622 793
808db4a4
RP
794 /* CPU <--> Codec DAI links */
795 struct snd_soc_dai_link *dai_link;
796 int num_links;
f0fba2ad
LG
797 struct snd_soc_pcm_runtime *rtd;
798 int num_rtd;
6308419a 799
ff819b83
DP
800 /* optional codec specific configuration */
801 struct snd_soc_codec_conf *codec_conf;
802 int num_configs;
ead9b919 803
2eea392d
JN
804 /*
805 * optional auxiliary devices such as amplifiers or codecs with DAI
806 * link unused
807 */
808 struct snd_soc_aux_dev *aux_dev;
809 int num_aux_devs;
810 struct snd_soc_pcm_runtime *rtd_aux;
811 int num_aux_rtd;
812
b7af1daf
MB
813 const struct snd_kcontrol_new *controls;
814 int num_controls;
815
b8ad29de
MB
816 /*
817 * Card-specific routes and widgets.
818 */
d06e48db 819 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 820 int num_dapm_widgets;
d06e48db 821 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de 822 int num_dapm_routes;
1633281b 823 bool fully_routed;
b8ad29de 824
6308419a 825 struct work_struct deferred_resume_work;
f0fba2ad
LG
826
827 /* lists of probed devices belonging to this card */
828 struct list_head codec_dev_list;
829 struct list_head platform_dev_list;
830 struct list_head dai_dev_list;
a6052154 831
97c866de 832 struct list_head widgets;
8ddab3f5 833 struct list_head paths;
7be31be8 834 struct list_head dapm_list;
db432b41 835 struct list_head dapm_dirty;
8ddab3f5 836
e37a4970
MB
837 /* Generic DAPM context for the card */
838 struct snd_soc_dapm_context dapm;
de02d078 839 struct snd_soc_dapm_stats dapm_stats;
e37a4970 840
a6052154
JN
841#ifdef CONFIG_DEBUG_FS
842 struct dentry *debugfs_card_root;
3a45b867 843 struct dentry *debugfs_pop_time;
a6052154 844#endif
3a45b867 845 u32 pop_time;
dddf3e4c
MB
846
847 void *drvdata;
808db4a4
RP
848};
849
f0fba2ad 850/* SoC machine DAI configuration, glues a codec and cpu DAI together */
d66a327d 851struct snd_soc_pcm_runtime {
36ae1a96 852 struct device *dev;
87506549 853 struct snd_soc_card *card;
f0fba2ad 854 struct snd_soc_dai_link *dai_link;
b8c0dab9
LG
855 struct mutex pcm_mutex;
856 enum snd_soc_pcm_subclass pcm_subclass;
857 struct snd_pcm_ops ops;
f0fba2ad
LG
858
859 unsigned int complete:1;
860 unsigned int dev_registered:1;
808db4a4 861
f0fba2ad
LG
862 long pmdown_time;
863
864 /* runtime devices */
865 struct snd_pcm *pcm;
866 struct snd_soc_codec *codec;
867 struct snd_soc_platform *platform;
868 struct snd_soc_dai *codec_dai;
869 struct snd_soc_dai *cpu_dai;
870
871 struct delayed_work delayed_work;
808db4a4
RP
872};
873
4eaa9819
JS
874/* mixer control */
875struct soc_mixer_control {
d11bb4a9 876 int min, max, platform_max;
815ecf8d 877 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
878};
879
808db4a4
RP
880/* enumerated kcontrol */
881struct soc_enum {
2e72f8e3
PU
882 unsigned short reg;
883 unsigned short reg2;
884 unsigned char shift_l;
885 unsigned char shift_r;
886 unsigned int max;
887 unsigned int mask;
87023ff7 888 const char * const *texts;
2e72f8e3
PU
889 const unsigned int *values;
890 void *dapm;
891};
892
5c82f567 893/* codec IO */
c3753707
MB
894unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
895unsigned int snd_soc_write(struct snd_soc_codec *codec,
896 unsigned int reg, unsigned int val);
5fb609d4
DP
897unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
898 unsigned int reg, const void *data, size_t len);
5c82f567 899
f0fba2ad
LG
900/* device driver data */
901
dddf3e4c
MB
902static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
903 void *data)
904{
905 card->drvdata = data;
906}
907
908static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
909{
910 return card->drvdata;
911}
912
b2c812e2 913static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 914 void *data)
b2c812e2 915{
f0fba2ad 916 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
917}
918
919static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
920{
f0fba2ad
LG
921 return dev_get_drvdata(codec->dev);
922}
923
924static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
925 void *data)
926{
927 dev_set_drvdata(platform->dev, data);
928}
929
930static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
931{
932 return dev_get_drvdata(platform->dev);
933}
934
935static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
936 void *data)
937{
36ae1a96 938 dev_set_drvdata(rtd->dev, data);
f0fba2ad
LG
939}
940
941static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
942{
36ae1a96 943 return dev_get_drvdata(rtd->dev);
b2c812e2
MB
944}
945
4e10bda0
VK
946static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
947{
948 INIT_LIST_HEAD(&card->dai_dev_list);
949 INIT_LIST_HEAD(&card->codec_dev_list);
950 INIT_LIST_HEAD(&card->platform_dev_list);
951 INIT_LIST_HEAD(&card->widgets);
952 INIT_LIST_HEAD(&card->paths);
953 INIT_LIST_HEAD(&card->dapm_list);
954}
955
30d86ba4
PU
956static inline bool snd_soc_volsw_is_stereo(struct soc_mixer_control *mc)
957{
958 if (mc->reg == mc->rreg && mc->shift == mc->rshift)
959 return 0;
960 /*
961 * mc->reg == mc->rreg && mc->shift != mc->rshift, or
962 * mc->reg != mc->rreg means that the control is
963 * stereo (bits in one register or in two registers)
964 */
965 return 1;
966}
967
fb257897
MB
968int snd_soc_util_init(void);
969void snd_soc_util_exit(void);
970
bec4fa05
SW
971int snd_soc_of_parse_card_name(struct snd_soc_card *card,
972 const char *propname);
a4a54dd5
SW
973int snd_soc_of_parse_audio_routing(struct snd_soc_card *card,
974 const char *propname);
bec4fa05 975
a47cbe72
MB
976#include <sound/soc-dai.h>
977
faff4bb0 978#ifdef CONFIG_DEBUG_FS
8a9dab1a 979extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
980#endif
981
6f8ab4ac
MB
982extern const struct dev_pm_ops snd_soc_pm_ops;
983
808db4a4 984#endif
This page took 0.336054 seconds and 5 git commands to generate.