ASoC: Allow card DAPM widgets and routes to be set up at registration
[deliverable/linux.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_pcm_stream;
226struct snd_soc_ops;
808db4a4 227struct snd_soc_pcm_runtime;
3c4b266f 228struct snd_soc_dai;
f0fba2ad 229struct snd_soc_dai_driver;
12a48a8c 230struct snd_soc_platform;
d273ebe7 231struct snd_soc_dai_link;
f0fba2ad 232struct snd_soc_platform_driver;
808db4a4 233struct snd_soc_codec;
f0fba2ad 234struct snd_soc_codec_driver;
808db4a4 235struct soc_enum;
8a2cd618 236struct snd_soc_jack;
fa9879ed 237struct snd_soc_jack_zone;
8a2cd618 238struct snd_soc_jack_pin;
7a30a3db 239struct snd_soc_cache_ops;
ce6120cc 240#include <sound/soc-dapm.h>
f0fba2ad 241
ec67624d
LCM
242#ifdef CONFIG_GPIOLIB
243struct snd_soc_jack_gpio;
244#endif
808db4a4
RP
245
246typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
247
248extern struct snd_ac97_bus_ops soc_ac97_ops;
249
7084a42b
MB
250enum snd_soc_control_type {
251 SND_SOC_CUSTOM,
252 SND_SOC_I2C,
253 SND_SOC_SPI,
254};
255
7a30a3db 256enum snd_soc_compress_type {
119bd789 257 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
258 SND_SOC_LZO_COMPRESSION,
259 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
260};
261
70a7ca34
VK
262int snd_soc_register_card(struct snd_soc_card *card);
263int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
264int snd_soc_suspend(struct device *dev);
265int snd_soc_resume(struct device *dev);
266int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
267int snd_soc_register_platform(struct device *dev,
268 struct snd_soc_platform_driver *platform_drv);
269void snd_soc_unregister_platform(struct device *dev);
270int snd_soc_register_codec(struct device *dev,
001ae4c0 271 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
272 struct snd_soc_dai_driver *dai_drv, int num_dai);
273void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
274int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
275 unsigned int reg);
17a52fd6 276int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
277 int addr_bits, int data_bits,
278 enum snd_soc_control_type control);
7a30a3db
DP
279int snd_soc_cache_sync(struct snd_soc_codec *codec);
280int snd_soc_cache_init(struct snd_soc_codec *codec);
281int snd_soc_cache_exit(struct snd_soc_codec *codec);
282int snd_soc_cache_write(struct snd_soc_codec *codec,
283 unsigned int reg, unsigned int value);
284int snd_soc_cache_read(struct snd_soc_codec *codec,
285 unsigned int reg, unsigned int *value);
066d16c3
DP
286int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
287 unsigned int reg);
288int snd_soc_default_readable_register(struct snd_soc_codec *codec,
289 unsigned int reg);
12a48a8c 290
7aae816d
MB
291/* Utility functions to get clock rates from various things */
292int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
293int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 294int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
295int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
296
808db4a4
RP
297/* set runtime hw params */
298int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
299 const struct snd_pcm_hardware *hw);
808db4a4 300
8a2cd618 301/* Jack reporting */
f0fba2ad 302int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
303 struct snd_soc_jack *jack);
304void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
305int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
306 struct snd_soc_jack_pin *pins);
d5021ec9
MB
307void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
308 struct notifier_block *nb);
309void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
310 struct notifier_block *nb);
fa9879ed
VK
311int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
312 struct snd_soc_jack_zone *zones);
313int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
314#ifdef CONFIG_GPIOLIB
315int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
316 struct snd_soc_jack_gpio *gpios);
317void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
318 struct snd_soc_jack_gpio *gpios);
319#endif
8a2cd618 320
808db4a4
RP
321/* codec register bit access */
322int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 323 unsigned int mask, unsigned int value);
dd1b3d53
MB
324int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
325 unsigned short reg, unsigned int mask,
326 unsigned int value);
808db4a4 327int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 328 unsigned int mask, unsigned int value);
808db4a4
RP
329
330int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
331 struct snd_ac97_bus_ops *ops, int num);
332void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
333
334/*
335 *Controls
336 */
337struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
338 void *data, char *long_name);
3e8e1952
IM
339int snd_soc_add_controls(struct snd_soc_codec *codec,
340 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
341int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
342 struct snd_ctl_elem_info *uinfo);
343int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
344 struct snd_ctl_elem_info *uinfo);
345int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
346 struct snd_ctl_elem_value *ucontrol);
347int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
348 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
349int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
350 struct snd_ctl_elem_value *ucontrol);
351int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
352 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
353int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_info *uinfo);
355int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
356 struct snd_ctl_elem_info *uinfo);
392abe9c 357#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
358int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
359 struct snd_ctl_elem_value *ucontrol);
360int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
361 struct snd_ctl_elem_value *ucontrol);
362int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
363 struct snd_ctl_elem_info *uinfo);
364int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
365 struct snd_ctl_elem_value *ucontrol);
366int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
367 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
368int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
369 struct snd_ctl_elem_info *uinfo);
370int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
371 struct snd_ctl_elem_value *ucontrol);
372int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
373 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
374int snd_soc_limit_volume(struct snd_soc_codec *codec,
375 const char *name, int max);
b6f4bb38 376int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_info *uinfo);
378int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
379 struct snd_ctl_elem_value *ucontrol);
380int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_value *ucontrol);
808db4a4 382
066d16c3
DP
383/**
384 * struct snd_soc_reg_access - Describes whether a given register is
385 * readable, writable or volatile.
386 *
387 * @reg: the register number
388 * @read: whether this register is readable
389 * @write: whether this register is writable
390 * @vol: whether this register is volatile
391 */
392struct snd_soc_reg_access {
393 u16 reg;
394 u16 read;
395 u16 write;
396 u16 vol;
397};
398
8a2cd618
MB
399/**
400 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
401 *
402 * @pin: name of the pin to update
403 * @mask: bits to check for in reported jack status
404 * @invert: if non-zero then pin is enabled when status is not reported
405 */
406struct snd_soc_jack_pin {
407 struct list_head list;
408 const char *pin;
409 int mask;
410 bool invert;
411};
412
fa9879ed
VK
413/**
414 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
415 *
416 * @min_mv: start voltage in mv
417 * @max_mv: end voltage in mv
418 * @jack_type: type of jack that is expected for this voltage
419 * @debounce_time: debounce_time for jack, codec driver should wait for this
420 * duration before reading the adc for voltages
421 * @:list: list container
422 */
423struct snd_soc_jack_zone {
424 unsigned int min_mv;
425 unsigned int max_mv;
426 unsigned int jack_type;
427 unsigned int debounce_time;
428 struct list_head list;
429};
430
ec67624d
LCM
431/**
432 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
433 *
434 * @gpio: gpio number
435 * @name: gpio name
436 * @report: value to report when jack detected
437 * @invert: report presence in low state
438 * @debouce_time: debouce time in ms
7887ab3a 439 * @wake: enable as wake source
fadddc87
MB
440 * @jack_status_check: callback function which overrides the detection
441 * to provide more complex checks (eg, reading an
442 * ADC).
ec67624d
LCM
443 */
444#ifdef CONFIG_GPIOLIB
445struct snd_soc_jack_gpio {
446 unsigned int gpio;
447 const char *name;
448 int report;
449 int invert;
450 int debounce_time;
7887ab3a
MB
451 bool wake;
452
ec67624d 453 struct snd_soc_jack *jack;
4c14d78e 454 struct delayed_work work;
c871a053
JS
455
456 int (*jack_status_check)(void);
ec67624d
LCM
457};
458#endif
459
8a2cd618
MB
460struct snd_soc_jack {
461 struct snd_jack *jack;
f0fba2ad 462 struct snd_soc_codec *codec;
8a2cd618
MB
463 struct list_head pins;
464 int status;
d5021ec9 465 struct blocking_notifier_head notifier;
fa9879ed 466 struct list_head jack_zones;
8a2cd618
MB
467};
468
808db4a4
RP
469/* SoC PCM stream information */
470struct snd_soc_pcm_stream {
f0fba2ad 471 const char *stream_name;
1c433fbd
GG
472 u64 formats; /* SNDRV_PCM_FMTBIT_* */
473 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
474 unsigned int rate_min; /* min rate */
475 unsigned int rate_max; /* max rate */
476 unsigned int channels_min; /* min channels */
477 unsigned int channels_max; /* max channels */
808db4a4
RP
478};
479
480/* SoC audio ops */
481struct snd_soc_ops {
482 int (*startup)(struct snd_pcm_substream *);
483 void (*shutdown)(struct snd_pcm_substream *);
484 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
485 int (*hw_free)(struct snd_pcm_substream *);
486 int (*prepare)(struct snd_pcm_substream *);
487 int (*trigger)(struct snd_pcm_substream *, int);
488};
489
7a30a3db
DP
490/* SoC cache ops */
491struct snd_soc_cache_ops {
0d735eaa 492 const char *name;
7a30a3db
DP
493 enum snd_soc_compress_type id;
494 int (*init)(struct snd_soc_codec *codec);
495 int (*exit)(struct snd_soc_codec *codec);
496 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
497 unsigned int *value);
498 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
499 unsigned int value);
500 int (*sync)(struct snd_soc_codec *codec);
501};
502
f0fba2ad 503/* SoC Audio Codec device */
808db4a4 504struct snd_soc_codec {
f0fba2ad 505 const char *name;
ead9b919 506 const char *name_prefix;
f0fba2ad 507 int id;
0d0cf00a 508 struct device *dev;
001ae4c0 509 const struct snd_soc_codec_driver *driver;
0d0cf00a 510
f0fba2ad
LG
511 struct mutex mutex;
512 struct snd_soc_card *card;
0d0cf00a 513 struct list_head list;
f0fba2ad
LG
514 struct list_head card_list;
515 int num_dai;
23bbce34 516 enum snd_soc_compress_type compress_type;
aea170a0 517 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
518 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
519 int (*readable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
520
521 /* runtime */
808db4a4
RP
522 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
523 unsigned int active;
dad8e7ae 524 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
525 unsigned int suspended:1; /* Codec is in suspend PM state */
526 unsigned int probed:1; /* Codec has been probed */
527 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 528 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 529 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 530 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
531 u32 cache_only; /* Suppress writes to hardware */
532 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
533
534 /* codec IO */
535 void *control_data; /* codec control (i2c/3wire) data */
808db4a4 536 hw_write_t hw_write;
afa2f106 537 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
538 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
539 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
808db4a4 540 void *reg_cache;
3335ddca 541 const void *reg_def_copy;
7a30a3db
DP
542 const struct snd_soc_cache_ops *cache_ops;
543 struct mutex cache_rw_mutex;
a96ca338 544
808db4a4 545 /* dapm */
ce6120cc 546 struct snd_soc_dapm_context dapm;
808db4a4 547
384c89e2 548#ifdef CONFIG_DEBUG_FS
88439ac7 549 struct dentry *debugfs_codec_root;
384c89e2 550 struct dentry *debugfs_reg;
79fb9387 551 struct dentry *debugfs_dapm;
384c89e2 552#endif
808db4a4
RP
553};
554
f0fba2ad
LG
555/* codec driver */
556struct snd_soc_codec_driver {
557
558 /* driver ops */
559 int (*probe)(struct snd_soc_codec *);
560 int (*remove)(struct snd_soc_codec *);
561 int (*suspend)(struct snd_soc_codec *,
562 pm_message_t state);
563 int (*resume)(struct snd_soc_codec *);
564
565 /* codec IO */
566 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
567 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
568 int (*display_register)(struct snd_soc_codec *, char *,
569 size_t, unsigned int);
d4754ec9
DP
570 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
571 int (*readable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
572 short reg_cache_size;
573 short reg_cache_step;
574 short reg_word_size;
575 const void *reg_cache_default;
066d16c3
DP
576 short reg_access_size;
577 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 578 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
579
580 /* codec bias level */
581 int (*set_bias_level)(struct snd_soc_codec *,
582 enum snd_soc_bias_level level);
474b62d6
MB
583
584 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 585 enum snd_soc_dapm_type, int);
808db4a4
RP
586};
587
588/* SoC platform interface */
f0fba2ad 589struct snd_soc_platform_driver {
808db4a4 590
f0fba2ad
LG
591 int (*probe)(struct snd_soc_platform *);
592 int (*remove)(struct snd_soc_platform *);
593 int (*suspend)(struct snd_soc_dai *dai);
594 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
595
596 /* pcm creation and destruction */
3c4b266f 597 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
598 struct snd_pcm *);
599 void (*pcm_free)(struct snd_pcm *);
600
258020d0
PU
601 /*
602 * For platform caused delay reporting.
603 * Optional.
604 */
605 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
606 struct snd_soc_dai *);
607
808db4a4 608 /* platform stream ops */
f0fba2ad 609 struct snd_pcm_ops *ops;
808db4a4
RP
610};
611
f0fba2ad
LG
612struct snd_soc_platform {
613 const char *name;
614 int id;
615 struct device *dev;
616 struct snd_soc_platform_driver *driver;
808db4a4 617
f0fba2ad
LG
618 unsigned int suspended:1; /* platform is suspended */
619 unsigned int probed:1;
1c433fbd 620
f0fba2ad
LG
621 struct snd_soc_card *card;
622 struct list_head list;
623 struct list_head card_list;
624};
808db4a4 625
f0fba2ad
LG
626struct snd_soc_dai_link {
627 /* config - must be set by machine driver */
628 const char *name; /* Codec name */
629 const char *stream_name; /* Stream name */
630 const char *codec_name; /* for multi-codec */
631 const char *platform_name; /* for multi-platform */
632 const char *cpu_dai_name;
633 const char *codec_dai_name;
4ccab3e7 634
3efab7dc
MB
635 /* Keep DAI active over suspend */
636 unsigned int ignore_suspend:1;
637
06f409d7
MB
638 /* Symmetry requirements */
639 unsigned int symmetric_rates:1;
640
f0fba2ad
LG
641 /* codec/machine specific init - e.g. add machine controls */
642 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 643
f0fba2ad
LG
644 /* machine stream operations */
645 struct snd_soc_ops *ops;
808db4a4
RP
646};
647
ff819b83 648struct snd_soc_codec_conf {
ead9b919 649 const char *dev_name;
ff819b83
DP
650
651 /*
652 * optional map of kcontrol, widget and path name prefixes that are
653 * associated per device
654 */
ead9b919 655 const char *name_prefix;
ff819b83
DP
656
657 /*
658 * set this to the desired compression type if you want to
659 * override the one supplied in codec->driver->compress_type
660 */
661 enum snd_soc_compress_type compress_type;
ead9b919
JN
662};
663
2eea392d
JN
664struct snd_soc_aux_dev {
665 const char *name; /* Codec name */
666 const char *codec_name; /* for multi-codec */
667
668 /* codec/machine specific init - e.g. add machine controls */
669 int (*init)(struct snd_soc_dapm_context *dapm);
670};
671
87506549
MB
672/* SoC card */
673struct snd_soc_card {
f0fba2ad 674 const char *name;
c5af3a2e 675 struct device *dev;
f0fba2ad
LG
676 struct snd_card *snd_card;
677 struct module *owner;
c5af3a2e
MB
678
679 struct list_head list;
f0fba2ad 680 struct mutex mutex;
c5af3a2e 681
f0fba2ad 682 bool instantiated;
808db4a4 683
e7361ec4
MB
684 int (*probe)(struct snd_soc_card *card);
685 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
686
687 /* the pre and post PM functions are used to do any PM work before and
688 * after the codec and DAI's do any PM work. */
70b2ac12
MB
689 int (*suspend_pre)(struct snd_soc_card *card);
690 int (*suspend_post)(struct snd_soc_card *card);
691 int (*resume_pre)(struct snd_soc_card *card);
692 int (*resume_post)(struct snd_soc_card *card);
808db4a4 693
0b4d221b 694 /* callbacks */
87506549 695 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 696 enum snd_soc_bias_level level);
1badabd9
MB
697 int (*set_bias_level_post)(struct snd_soc_card *,
698 enum snd_soc_bias_level level);
0b4d221b 699
6c5f1fed 700 long pmdown_time;
96dd3622 701
808db4a4
RP
702 /* CPU <--> Codec DAI links */
703 struct snd_soc_dai_link *dai_link;
704 int num_links;
f0fba2ad
LG
705 struct snd_soc_pcm_runtime *rtd;
706 int num_rtd;
6308419a 707
ff819b83
DP
708 /* optional codec specific configuration */
709 struct snd_soc_codec_conf *codec_conf;
710 int num_configs;
ead9b919 711
2eea392d
JN
712 /*
713 * optional auxiliary devices such as amplifiers or codecs with DAI
714 * link unused
715 */
716 struct snd_soc_aux_dev *aux_dev;
717 int num_aux_devs;
718 struct snd_soc_pcm_runtime *rtd_aux;
719 int num_aux_rtd;
720
b8ad29de
MB
721 /*
722 * Card-specific routes and widgets.
723 */
724 struct snd_soc_dapm_widget *dapm_widgets;
725 int num_dapm_widgets;
726 struct snd_soc_dapm_route *dapm_routes;
727 int num_dapm_routes;
728
6308419a 729 struct work_struct deferred_resume_work;
f0fba2ad
LG
730
731 /* lists of probed devices belonging to this card */
732 struct list_head codec_dev_list;
733 struct list_head platform_dev_list;
734 struct list_head dai_dev_list;
a6052154 735
97c866de 736 struct list_head widgets;
8ddab3f5 737 struct list_head paths;
7be31be8 738 struct list_head dapm_list;
8ddab3f5 739
e37a4970
MB
740 /* Generic DAPM context for the card */
741 struct snd_soc_dapm_context dapm;
742
a6052154
JN
743#ifdef CONFIG_DEBUG_FS
744 struct dentry *debugfs_card_root;
3a45b867 745 struct dentry *debugfs_pop_time;
a6052154 746#endif
3a45b867 747 u32 pop_time;
dddf3e4c
MB
748
749 void *drvdata;
808db4a4
RP
750};
751
f0fba2ad
LG
752/* SoC machine DAI configuration, glues a codec and cpu DAI together */
753struct snd_soc_pcm_runtime {
754 struct device dev;
87506549 755 struct snd_soc_card *card;
f0fba2ad
LG
756 struct snd_soc_dai_link *dai_link;
757
758 unsigned int complete:1;
759 unsigned int dev_registered:1;
808db4a4 760
f0fba2ad
LG
761 /* Symmetry data - only valid if symmetry is being enforced */
762 unsigned int rate;
763 long pmdown_time;
764
765 /* runtime devices */
766 struct snd_pcm *pcm;
767 struct snd_soc_codec *codec;
768 struct snd_soc_platform *platform;
769 struct snd_soc_dai *codec_dai;
770 struct snd_soc_dai *cpu_dai;
771
772 struct delayed_work delayed_work;
808db4a4
RP
773};
774
4eaa9819
JS
775/* mixer control */
776struct soc_mixer_control {
d11bb4a9 777 int min, max, platform_max;
815ecf8d 778 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
779};
780
808db4a4
RP
781/* enumerated kcontrol */
782struct soc_enum {
2e72f8e3
PU
783 unsigned short reg;
784 unsigned short reg2;
785 unsigned char shift_l;
786 unsigned char shift_r;
787 unsigned int max;
788 unsigned int mask;
789 const char **texts;
790 const unsigned int *values;
791 void *dapm;
792};
793
5c82f567 794/* codec IO */
c3753707
MB
795unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
796unsigned int snd_soc_write(struct snd_soc_codec *codec,
797 unsigned int reg, unsigned int val);
5c82f567 798
f0fba2ad
LG
799/* device driver data */
800
dddf3e4c
MB
801static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
802 void *data)
803{
804 card->drvdata = data;
805}
806
807static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
808{
809 return card->drvdata;
810}
811
b2c812e2 812static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 813 void *data)
b2c812e2 814{
f0fba2ad 815 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
816}
817
818static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
819{
f0fba2ad
LG
820 return dev_get_drvdata(codec->dev);
821}
822
823static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
824 void *data)
825{
826 dev_set_drvdata(platform->dev, data);
827}
828
829static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
830{
831 return dev_get_drvdata(platform->dev);
832}
833
834static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
835 void *data)
836{
837 dev_set_drvdata(&rtd->dev, data);
838}
839
840static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
841{
842 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
843}
844
4e10bda0
VK
845static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
846{
847 INIT_LIST_HEAD(&card->dai_dev_list);
848 INIT_LIST_HEAD(&card->codec_dev_list);
849 INIT_LIST_HEAD(&card->platform_dev_list);
850 INIT_LIST_HEAD(&card->widgets);
851 INIT_LIST_HEAD(&card->paths);
852 INIT_LIST_HEAD(&card->dapm_list);
853}
854
a47cbe72
MB
855#include <sound/soc-dai.h>
856
faff4bb0 857#ifdef CONFIG_DEBUG_FS
8a9dab1a 858extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
859#endif
860
6f8ab4ac
MB
861extern const struct dev_pm_ops snd_soc_pm_ops;
862
808db4a4 863#endif
This page took 0.37979 seconds and 5 git commands to generate.