Commit | Line | Data |
---|---|---|
607ca46e DH |
1 | /* |
2 | * Performance events: | |
3 | * | |
4 | * Copyright (C) 2008-2009, Thomas Gleixner <tglx@linutronix.de> | |
5 | * Copyright (C) 2008-2011, Red Hat, Inc., Ingo Molnar | |
6 | * Copyright (C) 2008-2011, Red Hat, Inc., Peter Zijlstra | |
7 | * | |
8 | * Data type definitions, declarations, prototypes. | |
9 | * | |
10 | * Started by: Thomas Gleixner and Ingo Molnar | |
11 | * | |
12 | * For licencing details see kernel-base/COPYING | |
13 | */ | |
14 | #ifndef _UAPI_LINUX_PERF_EVENT_H | |
15 | #define _UAPI_LINUX_PERF_EVENT_H | |
16 | ||
17 | #include <linux/types.h> | |
18 | #include <linux/ioctl.h> | |
19 | #include <asm/byteorder.h> | |
20 | ||
21 | /* | |
22 | * User-space ABI bits: | |
23 | */ | |
24 | ||
25 | /* | |
26 | * attr.type | |
27 | */ | |
28 | enum perf_type_id { | |
29 | PERF_TYPE_HARDWARE = 0, | |
30 | PERF_TYPE_SOFTWARE = 1, | |
31 | PERF_TYPE_TRACEPOINT = 2, | |
32 | PERF_TYPE_HW_CACHE = 3, | |
33 | PERF_TYPE_RAW = 4, | |
34 | PERF_TYPE_BREAKPOINT = 5, | |
35 | ||
36 | PERF_TYPE_MAX, /* non-ABI */ | |
37 | }; | |
38 | ||
39 | /* | |
40 | * Generalized performance event event_id types, used by the | |
41 | * attr.event_id parameter of the sys_perf_event_open() | |
42 | * syscall: | |
43 | */ | |
44 | enum perf_hw_id { | |
45 | /* | |
46 | * Common hardware events, generalized by the kernel: | |
47 | */ | |
48 | PERF_COUNT_HW_CPU_CYCLES = 0, | |
49 | PERF_COUNT_HW_INSTRUCTIONS = 1, | |
50 | PERF_COUNT_HW_CACHE_REFERENCES = 2, | |
51 | PERF_COUNT_HW_CACHE_MISSES = 3, | |
52 | PERF_COUNT_HW_BRANCH_INSTRUCTIONS = 4, | |
53 | PERF_COUNT_HW_BRANCH_MISSES = 5, | |
54 | PERF_COUNT_HW_BUS_CYCLES = 6, | |
55 | PERF_COUNT_HW_STALLED_CYCLES_FRONTEND = 7, | |
56 | PERF_COUNT_HW_STALLED_CYCLES_BACKEND = 8, | |
57 | PERF_COUNT_HW_REF_CPU_CYCLES = 9, | |
58 | ||
59 | PERF_COUNT_HW_MAX, /* non-ABI */ | |
60 | }; | |
61 | ||
62 | /* | |
63 | * Generalized hardware cache events: | |
64 | * | |
65 | * { L1-D, L1-I, LLC, ITLB, DTLB, BPU, NODE } x | |
66 | * { read, write, prefetch } x | |
67 | * { accesses, misses } | |
68 | */ | |
69 | enum perf_hw_cache_id { | |
70 | PERF_COUNT_HW_CACHE_L1D = 0, | |
71 | PERF_COUNT_HW_CACHE_L1I = 1, | |
72 | PERF_COUNT_HW_CACHE_LL = 2, | |
73 | PERF_COUNT_HW_CACHE_DTLB = 3, | |
74 | PERF_COUNT_HW_CACHE_ITLB = 4, | |
75 | PERF_COUNT_HW_CACHE_BPU = 5, | |
76 | PERF_COUNT_HW_CACHE_NODE = 6, | |
77 | ||
78 | PERF_COUNT_HW_CACHE_MAX, /* non-ABI */ | |
79 | }; | |
80 | ||
81 | enum perf_hw_cache_op_id { | |
82 | PERF_COUNT_HW_CACHE_OP_READ = 0, | |
83 | PERF_COUNT_HW_CACHE_OP_WRITE = 1, | |
84 | PERF_COUNT_HW_CACHE_OP_PREFETCH = 2, | |
85 | ||
86 | PERF_COUNT_HW_CACHE_OP_MAX, /* non-ABI */ | |
87 | }; | |
88 | ||
89 | enum perf_hw_cache_op_result_id { | |
90 | PERF_COUNT_HW_CACHE_RESULT_ACCESS = 0, | |
91 | PERF_COUNT_HW_CACHE_RESULT_MISS = 1, | |
92 | ||
93 | PERF_COUNT_HW_CACHE_RESULT_MAX, /* non-ABI */ | |
94 | }; | |
95 | ||
96 | /* | |
97 | * Special "software" events provided by the kernel, even if the hardware | |
98 | * does not support performance events. These events measure various | |
99 | * physical and sw events of the kernel (and allow the profiling of them as | |
100 | * well): | |
101 | */ | |
102 | enum perf_sw_ids { | |
103 | PERF_COUNT_SW_CPU_CLOCK = 0, | |
104 | PERF_COUNT_SW_TASK_CLOCK = 1, | |
105 | PERF_COUNT_SW_PAGE_FAULTS = 2, | |
106 | PERF_COUNT_SW_CONTEXT_SWITCHES = 3, | |
107 | PERF_COUNT_SW_CPU_MIGRATIONS = 4, | |
108 | PERF_COUNT_SW_PAGE_FAULTS_MIN = 5, | |
109 | PERF_COUNT_SW_PAGE_FAULTS_MAJ = 6, | |
110 | PERF_COUNT_SW_ALIGNMENT_FAULTS = 7, | |
111 | PERF_COUNT_SW_EMULATION_FAULTS = 8, | |
112 | ||
113 | PERF_COUNT_SW_MAX, /* non-ABI */ | |
114 | }; | |
115 | ||
116 | /* | |
117 | * Bits that can be set in attr.sample_type to request information | |
118 | * in the overflow packets. | |
119 | */ | |
120 | enum perf_event_sample_format { | |
121 | PERF_SAMPLE_IP = 1U << 0, | |
122 | PERF_SAMPLE_TID = 1U << 1, | |
123 | PERF_SAMPLE_TIME = 1U << 2, | |
124 | PERF_SAMPLE_ADDR = 1U << 3, | |
125 | PERF_SAMPLE_READ = 1U << 4, | |
126 | PERF_SAMPLE_CALLCHAIN = 1U << 5, | |
127 | PERF_SAMPLE_ID = 1U << 6, | |
128 | PERF_SAMPLE_CPU = 1U << 7, | |
129 | PERF_SAMPLE_PERIOD = 1U << 8, | |
130 | PERF_SAMPLE_STREAM_ID = 1U << 9, | |
131 | PERF_SAMPLE_RAW = 1U << 10, | |
132 | PERF_SAMPLE_BRANCH_STACK = 1U << 11, | |
133 | PERF_SAMPLE_REGS_USER = 1U << 12, | |
134 | PERF_SAMPLE_STACK_USER = 1U << 13, | |
c3feedf2 | 135 | PERF_SAMPLE_WEIGHT = 1U << 14, |
d6be9ad6 | 136 | PERF_SAMPLE_DATA_SRC = 1U << 15, |
c3feedf2 | 137 | |
d6be9ad6 | 138 | PERF_SAMPLE_MAX = 1U << 16, /* non-ABI */ |
607ca46e DH |
139 | }; |
140 | ||
141 | /* | |
142 | * values to program into branch_sample_type when PERF_SAMPLE_BRANCH is set | |
143 | * | |
144 | * If the user does not pass priv level information via branch_sample_type, | |
145 | * the kernel uses the event's priv level. Branch and event priv levels do | |
146 | * not have to match. Branch priv level is checked for permissions. | |
147 | * | |
148 | * The branch types can be combined, however BRANCH_ANY covers all types | |
149 | * of branches and therefore it supersedes all the other types. | |
150 | */ | |
151 | enum perf_branch_sample_type { | |
152 | PERF_SAMPLE_BRANCH_USER = 1U << 0, /* user branches */ | |
153 | PERF_SAMPLE_BRANCH_KERNEL = 1U << 1, /* kernel branches */ | |
154 | PERF_SAMPLE_BRANCH_HV = 1U << 2, /* hypervisor branches */ | |
155 | ||
156 | PERF_SAMPLE_BRANCH_ANY = 1U << 3, /* any branch types */ | |
157 | PERF_SAMPLE_BRANCH_ANY_CALL = 1U << 4, /* any call branch */ | |
158 | PERF_SAMPLE_BRANCH_ANY_RETURN = 1U << 5, /* any return branch */ | |
159 | PERF_SAMPLE_BRANCH_IND_CALL = 1U << 6, /* indirect calls */ | |
135c5612 AK |
160 | PERF_SAMPLE_BRANCH_ABORT_TX = 1U << 7, /* transaction aborts */ |
161 | PERF_SAMPLE_BRANCH_IN_TX = 1U << 8, /* in transaction */ | |
162 | PERF_SAMPLE_BRANCH_NO_TX = 1U << 9, /* not in transaction */ | |
607ca46e | 163 | |
135c5612 | 164 | PERF_SAMPLE_BRANCH_MAX = 1U << 10, /* non-ABI */ |
607ca46e DH |
165 | }; |
166 | ||
167 | #define PERF_SAMPLE_BRANCH_PLM_ALL \ | |
168 | (PERF_SAMPLE_BRANCH_USER|\ | |
169 | PERF_SAMPLE_BRANCH_KERNEL|\ | |
170 | PERF_SAMPLE_BRANCH_HV) | |
171 | ||
172 | /* | |
173 | * Values to determine ABI of the registers dump. | |
174 | */ | |
175 | enum perf_sample_regs_abi { | |
176 | PERF_SAMPLE_REGS_ABI_NONE = 0, | |
177 | PERF_SAMPLE_REGS_ABI_32 = 1, | |
178 | PERF_SAMPLE_REGS_ABI_64 = 2, | |
179 | }; | |
180 | ||
181 | /* | |
182 | * The format of the data returned by read() on a perf event fd, | |
183 | * as specified by attr.read_format: | |
184 | * | |
185 | * struct read_format { | |
186 | * { u64 value; | |
187 | * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED | |
188 | * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING | |
189 | * { u64 id; } && PERF_FORMAT_ID | |
190 | * } && !PERF_FORMAT_GROUP | |
191 | * | |
192 | * { u64 nr; | |
193 | * { u64 time_enabled; } && PERF_FORMAT_TOTAL_TIME_ENABLED | |
194 | * { u64 time_running; } && PERF_FORMAT_TOTAL_TIME_RUNNING | |
195 | * { u64 value; | |
196 | * { u64 id; } && PERF_FORMAT_ID | |
197 | * } cntr[nr]; | |
198 | * } && PERF_FORMAT_GROUP | |
199 | * }; | |
200 | */ | |
201 | enum perf_event_read_format { | |
202 | PERF_FORMAT_TOTAL_TIME_ENABLED = 1U << 0, | |
203 | PERF_FORMAT_TOTAL_TIME_RUNNING = 1U << 1, | |
204 | PERF_FORMAT_ID = 1U << 2, | |
205 | PERF_FORMAT_GROUP = 1U << 3, | |
206 | ||
207 | PERF_FORMAT_MAX = 1U << 4, /* non-ABI */ | |
208 | }; | |
209 | ||
210 | #define PERF_ATTR_SIZE_VER0 64 /* sizeof first published struct */ | |
211 | #define PERF_ATTR_SIZE_VER1 72 /* add: config2 */ | |
212 | #define PERF_ATTR_SIZE_VER2 80 /* add: branch_sample_type */ | |
213 | #define PERF_ATTR_SIZE_VER3 96 /* add: sample_regs_user */ | |
214 | /* add: sample_stack_user */ | |
215 | ||
216 | /* | |
217 | * Hardware event_id to monitor via a performance monitoring event: | |
218 | */ | |
219 | struct perf_event_attr { | |
220 | ||
221 | /* | |
222 | * Major type: hardware/software/tracepoint/etc. | |
223 | */ | |
224 | __u32 type; | |
225 | ||
226 | /* | |
227 | * Size of the attr structure, for fwd/bwd compat. | |
228 | */ | |
229 | __u32 size; | |
230 | ||
231 | /* | |
232 | * Type specific configuration information. | |
233 | */ | |
234 | __u64 config; | |
235 | ||
236 | union { | |
237 | __u64 sample_period; | |
238 | __u64 sample_freq; | |
239 | }; | |
240 | ||
241 | __u64 sample_type; | |
242 | __u64 read_format; | |
243 | ||
244 | __u64 disabled : 1, /* off by default */ | |
245 | inherit : 1, /* children inherit it */ | |
246 | pinned : 1, /* must always be on PMU */ | |
247 | exclusive : 1, /* only group on PMU */ | |
248 | exclude_user : 1, /* don't count user */ | |
249 | exclude_kernel : 1, /* ditto kernel */ | |
250 | exclude_hv : 1, /* ditto hypervisor */ | |
251 | exclude_idle : 1, /* don't count when idle */ | |
252 | mmap : 1, /* include mmap data */ | |
253 | comm : 1, /* include comm data */ | |
254 | freq : 1, /* use freq, not period */ | |
255 | inherit_stat : 1, /* per task counts */ | |
256 | enable_on_exec : 1, /* next exec enables */ | |
257 | task : 1, /* trace fork/exit */ | |
258 | watermark : 1, /* wakeup_watermark */ | |
259 | /* | |
260 | * precise_ip: | |
261 | * | |
262 | * 0 - SAMPLE_IP can have arbitrary skid | |
263 | * 1 - SAMPLE_IP must have constant skid | |
264 | * 2 - SAMPLE_IP requested to have 0 skid | |
265 | * 3 - SAMPLE_IP must have 0 skid | |
266 | * | |
267 | * See also PERF_RECORD_MISC_EXACT_IP | |
268 | */ | |
269 | precise_ip : 2, /* skid constraint */ | |
270 | mmap_data : 1, /* non-exec mmap data */ | |
271 | sample_id_all : 1, /* sample_type all events */ | |
272 | ||
273 | exclude_host : 1, /* don't count in host */ | |
274 | exclude_guest : 1, /* don't count in guest */ | |
275 | ||
276 | exclude_callchain_kernel : 1, /* exclude kernel callchains */ | |
277 | exclude_callchain_user : 1, /* exclude user callchains */ | |
278 | ||
279 | __reserved_1 : 41; | |
280 | ||
281 | union { | |
282 | __u32 wakeup_events; /* wakeup every n events */ | |
283 | __u32 wakeup_watermark; /* bytes before wakeup */ | |
284 | }; | |
285 | ||
286 | __u32 bp_type; | |
287 | union { | |
288 | __u64 bp_addr; | |
289 | __u64 config1; /* extension of config */ | |
290 | }; | |
291 | union { | |
292 | __u64 bp_len; | |
293 | __u64 config2; /* extension of config1 */ | |
294 | }; | |
295 | __u64 branch_sample_type; /* enum perf_branch_sample_type */ | |
296 | ||
297 | /* | |
298 | * Defines set of user regs to dump on samples. | |
299 | * See asm/perf_regs.h for details. | |
300 | */ | |
301 | __u64 sample_regs_user; | |
302 | ||
303 | /* | |
304 | * Defines size of the user stack to dump on samples. | |
305 | */ | |
306 | __u32 sample_stack_user; | |
307 | ||
308 | /* Align to u64. */ | |
309 | __u32 __reserved_2; | |
310 | }; | |
311 | ||
312 | #define perf_flags(attr) (*(&(attr)->read_format + 1)) | |
313 | ||
314 | /* | |
315 | * Ioctls that can be done on a perf event fd: | |
316 | */ | |
317 | #define PERF_EVENT_IOC_ENABLE _IO ('$', 0) | |
318 | #define PERF_EVENT_IOC_DISABLE _IO ('$', 1) | |
319 | #define PERF_EVENT_IOC_REFRESH _IO ('$', 2) | |
320 | #define PERF_EVENT_IOC_RESET _IO ('$', 3) | |
321 | #define PERF_EVENT_IOC_PERIOD _IOW('$', 4, __u64) | |
322 | #define PERF_EVENT_IOC_SET_OUTPUT _IO ('$', 5) | |
323 | #define PERF_EVENT_IOC_SET_FILTER _IOW('$', 6, char *) | |
324 | ||
325 | enum perf_event_ioc_flags { | |
326 | PERF_IOC_FLAG_GROUP = 1U << 0, | |
327 | }; | |
328 | ||
329 | /* | |
330 | * Structure of the page that can be mapped via mmap | |
331 | */ | |
332 | struct perf_event_mmap_page { | |
333 | __u32 version; /* version number of this structure */ | |
334 | __u32 compat_version; /* lowest version this is compat with */ | |
335 | ||
336 | /* | |
337 | * Bits needed to read the hw events in user-space. | |
338 | * | |
339 | * u32 seq, time_mult, time_shift, idx, width; | |
340 | * u64 count, enabled, running; | |
341 | * u64 cyc, time_offset; | |
342 | * s64 pmc = 0; | |
343 | * | |
344 | * do { | |
345 | * seq = pc->lock; | |
346 | * barrier() | |
347 | * | |
348 | * enabled = pc->time_enabled; | |
349 | * running = pc->time_running; | |
350 | * | |
351 | * if (pc->cap_usr_time && enabled != running) { | |
352 | * cyc = rdtsc(); | |
353 | * time_offset = pc->time_offset; | |
354 | * time_mult = pc->time_mult; | |
355 | * time_shift = pc->time_shift; | |
356 | * } | |
357 | * | |
358 | * idx = pc->index; | |
359 | * count = pc->offset; | |
360 | * if (pc->cap_usr_rdpmc && idx) { | |
361 | * width = pc->pmc_width; | |
362 | * pmc = rdpmc(idx - 1); | |
363 | * } | |
364 | * | |
365 | * barrier(); | |
366 | * } while (pc->lock != seq); | |
367 | * | |
368 | * NOTE: for obvious reason this only works on self-monitoring | |
369 | * processes. | |
370 | */ | |
371 | __u32 lock; /* seqlock for synchronization */ | |
372 | __u32 index; /* hardware event identifier */ | |
373 | __s64 offset; /* add to hardware event value */ | |
374 | __u64 time_enabled; /* time event active */ | |
375 | __u64 time_running; /* time event on cpu */ | |
376 | union { | |
377 | __u64 capabilities; | |
860f085b AH |
378 | struct { |
379 | __u64 cap_usr_time : 1, | |
380 | cap_usr_rdpmc : 1, | |
381 | cap_____res : 62; | |
382 | }; | |
607ca46e DH |
383 | }; |
384 | ||
385 | /* | |
386 | * If cap_usr_rdpmc this field provides the bit-width of the value | |
387 | * read using the rdpmc() or equivalent instruction. This can be used | |
388 | * to sign extend the result like: | |
389 | * | |
390 | * pmc <<= 64 - width; | |
391 | * pmc >>= 64 - width; // signed shift right | |
392 | * count += pmc; | |
393 | */ | |
394 | __u16 pmc_width; | |
395 | ||
396 | /* | |
397 | * If cap_usr_time the below fields can be used to compute the time | |
398 | * delta since time_enabled (in ns) using rdtsc or similar. | |
399 | * | |
400 | * u64 quot, rem; | |
401 | * u64 delta; | |
402 | * | |
403 | * quot = (cyc >> time_shift); | |
404 | * rem = cyc & ((1 << time_shift) - 1); | |
405 | * delta = time_offset + quot * time_mult + | |
406 | * ((rem * time_mult) >> time_shift); | |
407 | * | |
408 | * Where time_offset,time_mult,time_shift and cyc are read in the | |
409 | * seqcount loop described above. This delta can then be added to | |
410 | * enabled and possible running (if idx), improving the scaling: | |
411 | * | |
412 | * enabled += delta; | |
413 | * if (idx) | |
414 | * running += delta; | |
415 | * | |
416 | * quot = count / running; | |
417 | * rem = count % running; | |
418 | * count = quot * enabled + (rem * enabled) / running; | |
419 | */ | |
420 | __u16 time_shift; | |
421 | __u32 time_mult; | |
422 | __u64 time_offset; | |
423 | ||
424 | /* | |
425 | * Hole for extension of the self monitor capabilities | |
426 | */ | |
427 | ||
428 | __u64 __reserved[120]; /* align to 1k */ | |
429 | ||
430 | /* | |
431 | * Control data for the mmap() data buffer. | |
432 | * | |
433 | * User-space reading the @data_head value should issue an rmb(), on | |
434 | * SMP capable platforms, after reading this value -- see | |
435 | * perf_event_wakeup(). | |
436 | * | |
437 | * When the mapping is PROT_WRITE the @data_tail value should be | |
438 | * written by userspace to reflect the last read data. In this case | |
439 | * the kernel will not over-write unread data. | |
440 | */ | |
441 | __u64 data_head; /* head in the data section */ | |
442 | __u64 data_tail; /* user-space written tail */ | |
443 | }; | |
444 | ||
445 | #define PERF_RECORD_MISC_CPUMODE_MASK (7 << 0) | |
446 | #define PERF_RECORD_MISC_CPUMODE_UNKNOWN (0 << 0) | |
447 | #define PERF_RECORD_MISC_KERNEL (1 << 0) | |
448 | #define PERF_RECORD_MISC_USER (2 << 0) | |
449 | #define PERF_RECORD_MISC_HYPERVISOR (3 << 0) | |
450 | #define PERF_RECORD_MISC_GUEST_KERNEL (4 << 0) | |
451 | #define PERF_RECORD_MISC_GUEST_USER (5 << 0) | |
452 | ||
2fe85427 | 453 | #define PERF_RECORD_MISC_MMAP_DATA (1 << 13) |
607ca46e DH |
454 | /* |
455 | * Indicates that the content of PERF_SAMPLE_IP points to | |
456 | * the actual instruction that triggered the event. See also | |
457 | * perf_event_attr::precise_ip. | |
458 | */ | |
459 | #define PERF_RECORD_MISC_EXACT_IP (1 << 14) | |
460 | /* | |
461 | * Reserve the last bit to indicate some extended misc field | |
462 | */ | |
463 | #define PERF_RECORD_MISC_EXT_RESERVED (1 << 15) | |
464 | ||
465 | struct perf_event_header { | |
466 | __u32 type; | |
467 | __u16 misc; | |
468 | __u16 size; | |
469 | }; | |
470 | ||
471 | enum perf_event_type { | |
472 | ||
473 | /* | |
474 | * If perf_event_attr.sample_id_all is set then all event types will | |
475 | * have the sample_type selected fields related to where/when | |
476 | * (identity) an event took place (TID, TIME, ID, CPU, STREAM_ID) | |
477 | * described in PERF_RECORD_SAMPLE below, it will be stashed just after | |
478 | * the perf_event_header and the fields already present for the existing | |
479 | * fields, i.e. at the end of the payload. That way a newer perf.data | |
480 | * file will be supported by older perf tools, with these new optional | |
481 | * fields being ignored. | |
482 | * | |
a5cdd40c PZ |
483 | * struct sample_id { |
484 | * { u32 pid, tid; } && PERF_SAMPLE_TID | |
485 | * { u64 time; } && PERF_SAMPLE_TIME | |
486 | * { u64 id; } && PERF_SAMPLE_ID | |
487 | * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID | |
488 | * { u32 cpu, res; } && PERF_SAMPLE_CPU | |
489 | * } && perf_event_attr::sample_id_all | |
490 | */ | |
491 | ||
492 | /* | |
607ca46e DH |
493 | * The MMAP events record the PROT_EXEC mappings so that we can |
494 | * correlate userspace IPs to code. They have the following structure: | |
495 | * | |
496 | * struct { | |
497 | * struct perf_event_header header; | |
498 | * | |
499 | * u32 pid, tid; | |
500 | * u64 addr; | |
501 | * u64 len; | |
502 | * u64 pgoff; | |
503 | * char filename[]; | |
504 | * }; | |
505 | */ | |
506 | PERF_RECORD_MMAP = 1, | |
507 | ||
508 | /* | |
509 | * struct { | |
510 | * struct perf_event_header header; | |
511 | * u64 id; | |
512 | * u64 lost; | |
a5cdd40c | 513 | * struct sample_id sample_id; |
607ca46e DH |
514 | * }; |
515 | */ | |
516 | PERF_RECORD_LOST = 2, | |
517 | ||
518 | /* | |
519 | * struct { | |
520 | * struct perf_event_header header; | |
521 | * | |
522 | * u32 pid, tid; | |
523 | * char comm[]; | |
a5cdd40c | 524 | * struct sample_id sample_id; |
607ca46e DH |
525 | * }; |
526 | */ | |
527 | PERF_RECORD_COMM = 3, | |
528 | ||
529 | /* | |
530 | * struct { | |
531 | * struct perf_event_header header; | |
532 | * u32 pid, ppid; | |
533 | * u32 tid, ptid; | |
534 | * u64 time; | |
a5cdd40c | 535 | * struct sample_id sample_id; |
607ca46e DH |
536 | * }; |
537 | */ | |
538 | PERF_RECORD_EXIT = 4, | |
539 | ||
540 | /* | |
541 | * struct { | |
542 | * struct perf_event_header header; | |
543 | * u64 time; | |
544 | * u64 id; | |
545 | * u64 stream_id; | |
a5cdd40c | 546 | * struct sample_id sample_id; |
607ca46e DH |
547 | * }; |
548 | */ | |
549 | PERF_RECORD_THROTTLE = 5, | |
550 | PERF_RECORD_UNTHROTTLE = 6, | |
551 | ||
552 | /* | |
553 | * struct { | |
554 | * struct perf_event_header header; | |
555 | * u32 pid, ppid; | |
556 | * u32 tid, ptid; | |
557 | * u64 time; | |
a5cdd40c | 558 | * struct sample_id sample_id; |
607ca46e DH |
559 | * }; |
560 | */ | |
561 | PERF_RECORD_FORK = 7, | |
562 | ||
563 | /* | |
564 | * struct { | |
565 | * struct perf_event_header header; | |
566 | * u32 pid, tid; | |
567 | * | |
568 | * struct read_format values; | |
a5cdd40c | 569 | * struct sample_id sample_id; |
607ca46e DH |
570 | * }; |
571 | */ | |
572 | PERF_RECORD_READ = 8, | |
573 | ||
574 | /* | |
575 | * struct { | |
576 | * struct perf_event_header header; | |
577 | * | |
578 | * { u64 ip; } && PERF_SAMPLE_IP | |
579 | * { u32 pid, tid; } && PERF_SAMPLE_TID | |
580 | * { u64 time; } && PERF_SAMPLE_TIME | |
581 | * { u64 addr; } && PERF_SAMPLE_ADDR | |
582 | * { u64 id; } && PERF_SAMPLE_ID | |
583 | * { u64 stream_id;} && PERF_SAMPLE_STREAM_ID | |
584 | * { u32 cpu, res; } && PERF_SAMPLE_CPU | |
585 | * { u64 period; } && PERF_SAMPLE_PERIOD | |
586 | * | |
587 | * { struct read_format values; } && PERF_SAMPLE_READ | |
588 | * | |
589 | * { u64 nr, | |
590 | * u64 ips[nr]; } && PERF_SAMPLE_CALLCHAIN | |
591 | * | |
592 | * # | |
593 | * # The RAW record below is opaque data wrt the ABI | |
594 | * # | |
595 | * # That is, the ABI doesn't make any promises wrt to | |
596 | * # the stability of its content, it may vary depending | |
597 | * # on event, hardware, kernel version and phase of | |
598 | * # the moon. | |
599 | * # | |
600 | * # In other words, PERF_SAMPLE_RAW contents are not an ABI. | |
601 | * # | |
602 | * | |
603 | * { u32 size; | |
604 | * char data[size];}&& PERF_SAMPLE_RAW | |
605 | * | |
b878e7fb VW |
606 | * { u64 nr; |
607 | * { u64 from, to, flags } lbr[nr];} && PERF_SAMPLE_BRANCH_STACK | |
607ca46e DH |
608 | * |
609 | * { u64 abi; # enum perf_sample_regs_abi | |
610 | * u64 regs[weight(mask)]; } && PERF_SAMPLE_REGS_USER | |
611 | * | |
612 | * { u64 size; | |
613 | * char data[size]; | |
614 | * u64 dyn_size; } && PERF_SAMPLE_STACK_USER | |
c3feedf2 AK |
615 | * |
616 | * { u64 weight; } && PERF_SAMPLE_WEIGHT | |
a5cdd40c | 617 | * { u64 data_src; } && PERF_SAMPLE_DATA_SRC |
607ca46e DH |
618 | * }; |
619 | */ | |
620 | PERF_RECORD_SAMPLE = 9, | |
621 | ||
622 | PERF_RECORD_MAX, /* non-ABI */ | |
623 | }; | |
624 | ||
625 | #define PERF_MAX_STACK_DEPTH 127 | |
626 | ||
627 | enum perf_callchain_context { | |
628 | PERF_CONTEXT_HV = (__u64)-32, | |
629 | PERF_CONTEXT_KERNEL = (__u64)-128, | |
630 | PERF_CONTEXT_USER = (__u64)-512, | |
631 | ||
632 | PERF_CONTEXT_GUEST = (__u64)-2048, | |
633 | PERF_CONTEXT_GUEST_KERNEL = (__u64)-2176, | |
634 | PERF_CONTEXT_GUEST_USER = (__u64)-2560, | |
635 | ||
636 | PERF_CONTEXT_MAX = (__u64)-4095, | |
637 | }; | |
638 | ||
639 | #define PERF_FLAG_FD_NO_GROUP (1U << 0) | |
640 | #define PERF_FLAG_FD_OUTPUT (1U << 1) | |
641 | #define PERF_FLAG_PID_CGROUP (1U << 2) /* pid=cgroup id, per-cpu mode only */ | |
642 | ||
d6be9ad6 SE |
643 | union perf_mem_data_src { |
644 | __u64 val; | |
645 | struct { | |
646 | __u64 mem_op:5, /* type of opcode */ | |
647 | mem_lvl:14, /* memory hierarchy level */ | |
648 | mem_snoop:5, /* snoop mode */ | |
649 | mem_lock:2, /* lock instr */ | |
650 | mem_dtlb:7, /* tlb access */ | |
651 | mem_rsvd:31; | |
652 | }; | |
653 | }; | |
654 | ||
655 | /* type of opcode (load/store/prefetch,code) */ | |
656 | #define PERF_MEM_OP_NA 0x01 /* not available */ | |
657 | #define PERF_MEM_OP_LOAD 0x02 /* load instruction */ | |
658 | #define PERF_MEM_OP_STORE 0x04 /* store instruction */ | |
659 | #define PERF_MEM_OP_PFETCH 0x08 /* prefetch */ | |
660 | #define PERF_MEM_OP_EXEC 0x10 /* code (execution) */ | |
661 | #define PERF_MEM_OP_SHIFT 0 | |
662 | ||
663 | /* memory hierarchy (memory level, hit or miss) */ | |
664 | #define PERF_MEM_LVL_NA 0x01 /* not available */ | |
665 | #define PERF_MEM_LVL_HIT 0x02 /* hit level */ | |
666 | #define PERF_MEM_LVL_MISS 0x04 /* miss level */ | |
667 | #define PERF_MEM_LVL_L1 0x08 /* L1 */ | |
668 | #define PERF_MEM_LVL_LFB 0x10 /* Line Fill Buffer */ | |
cc2f5a8a SE |
669 | #define PERF_MEM_LVL_L2 0x20 /* L2 */ |
670 | #define PERF_MEM_LVL_L3 0x40 /* L3 */ | |
d6be9ad6 SE |
671 | #define PERF_MEM_LVL_LOC_RAM 0x80 /* Local DRAM */ |
672 | #define PERF_MEM_LVL_REM_RAM1 0x100 /* Remote DRAM (1 hop) */ | |
673 | #define PERF_MEM_LVL_REM_RAM2 0x200 /* Remote DRAM (2 hops) */ | |
674 | #define PERF_MEM_LVL_REM_CCE1 0x400 /* Remote Cache (1 hop) */ | |
675 | #define PERF_MEM_LVL_REM_CCE2 0x800 /* Remote Cache (2 hops) */ | |
676 | #define PERF_MEM_LVL_IO 0x1000 /* I/O memory */ | |
677 | #define PERF_MEM_LVL_UNC 0x2000 /* Uncached memory */ | |
678 | #define PERF_MEM_LVL_SHIFT 5 | |
679 | ||
680 | /* snoop mode */ | |
681 | #define PERF_MEM_SNOOP_NA 0x01 /* not available */ | |
682 | #define PERF_MEM_SNOOP_NONE 0x02 /* no snoop */ | |
683 | #define PERF_MEM_SNOOP_HIT 0x04 /* snoop hit */ | |
684 | #define PERF_MEM_SNOOP_MISS 0x08 /* snoop miss */ | |
685 | #define PERF_MEM_SNOOP_HITM 0x10 /* snoop hit modified */ | |
686 | #define PERF_MEM_SNOOP_SHIFT 19 | |
687 | ||
688 | /* locked instruction */ | |
689 | #define PERF_MEM_LOCK_NA 0x01 /* not available */ | |
690 | #define PERF_MEM_LOCK_LOCKED 0x02 /* locked transaction */ | |
691 | #define PERF_MEM_LOCK_SHIFT 24 | |
692 | ||
693 | /* TLB access */ | |
694 | #define PERF_MEM_TLB_NA 0x01 /* not available */ | |
695 | #define PERF_MEM_TLB_HIT 0x02 /* hit level */ | |
696 | #define PERF_MEM_TLB_MISS 0x04 /* miss level */ | |
697 | #define PERF_MEM_TLB_L1 0x08 /* L1 */ | |
698 | #define PERF_MEM_TLB_L2 0x10 /* L2 */ | |
699 | #define PERF_MEM_TLB_WK 0x20 /* Hardware Walker*/ | |
700 | #define PERF_MEM_TLB_OS 0x40 /* OS fault handler */ | |
701 | #define PERF_MEM_TLB_SHIFT 26 | |
702 | ||
703 | #define PERF_MEM_S(a, s) \ | |
704 | (((u64)PERF_MEM_##a##_##s) << PERF_MEM_##a##_SHIFT) | |
705 | ||
607ca46e | 706 | #endif /* _UAPI_LINUX_PERF_EVENT_H */ |