Commit | Line | Data |
---|---|---|
559d6701 | 1 | /* |
559d6701 TV |
2 | * Copyright (C) 2008 Nokia Corporation |
3 | * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License version 2 as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
10 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
12 | * more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License along with | |
15 | * this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
a0b38cc4 TV |
18 | #ifndef __OMAP_OMAPDSS_H |
19 | #define __OMAP_OMAPDSS_H | |
559d6701 TV |
20 | |
21 | #include <linux/list.h> | |
22 | #include <linux/kobject.h> | |
23 | #include <linux/device.h> | |
559d6701 TV |
24 | |
25 | #define DISPC_IRQ_FRAMEDONE (1 << 0) | |
26 | #define DISPC_IRQ_VSYNC (1 << 1) | |
27 | #define DISPC_IRQ_EVSYNC_EVEN (1 << 2) | |
28 | #define DISPC_IRQ_EVSYNC_ODD (1 << 3) | |
29 | #define DISPC_IRQ_ACBIAS_COUNT_STAT (1 << 4) | |
30 | #define DISPC_IRQ_PROG_LINE_NUM (1 << 5) | |
31 | #define DISPC_IRQ_GFX_FIFO_UNDERFLOW (1 << 6) | |
32 | #define DISPC_IRQ_GFX_END_WIN (1 << 7) | |
33 | #define DISPC_IRQ_PAL_GAMMA_MASK (1 << 8) | |
34 | #define DISPC_IRQ_OCP_ERR (1 << 9) | |
35 | #define DISPC_IRQ_VID1_FIFO_UNDERFLOW (1 << 10) | |
36 | #define DISPC_IRQ_VID1_END_WIN (1 << 11) | |
37 | #define DISPC_IRQ_VID2_FIFO_UNDERFLOW (1 << 12) | |
38 | #define DISPC_IRQ_VID2_END_WIN (1 << 13) | |
39 | #define DISPC_IRQ_SYNC_LOST (1 << 14) | |
40 | #define DISPC_IRQ_SYNC_LOST_DIGIT (1 << 15) | |
41 | #define DISPC_IRQ_WAKEUP (1 << 16) | |
2a205f34 SS |
42 | #define DISPC_IRQ_SYNC_LOST2 (1 << 17) |
43 | #define DISPC_IRQ_VSYNC2 (1 << 18) | |
b8c095b4 AT |
44 | #define DISPC_IRQ_VID3_END_WIN (1 << 19) |
45 | #define DISPC_IRQ_VID3_FIFO_UNDERFLOW (1 << 20) | |
2a205f34 SS |
46 | #define DISPC_IRQ_ACBIAS_COUNT_STAT2 (1 << 21) |
47 | #define DISPC_IRQ_FRAMEDONE2 (1 << 22) | |
7f6f3c4b TV |
48 | #define DISPC_IRQ_FRAMEDONEWB (1 << 23) |
49 | #define DISPC_IRQ_FRAMEDONETV (1 << 24) | |
50 | #define DISPC_IRQ_WBBUFFEROVERFLOW (1 << 25) | |
14d33d38 CM |
51 | #define DISPC_IRQ_SYNC_LOST3 (1 << 27) |
52 | #define DISPC_IRQ_VSYNC3 (1 << 28) | |
53 | #define DISPC_IRQ_ACBIAS_COUNT_STAT3 (1 << 29) | |
54 | #define DISPC_IRQ_FRAMEDONE3 (1 << 30) | |
559d6701 TV |
55 | |
56 | struct omap_dss_device; | |
57 | struct omap_overlay_manager; | |
a97a9634 | 58 | struct dss_lcd_mgr_config; |
9c0b8420 RN |
59 | struct snd_aes_iec958; |
60 | struct snd_cea_861_aud_if; | |
559d6701 TV |
61 | |
62 | enum omap_display_type { | |
63 | OMAP_DISPLAY_TYPE_NONE = 0, | |
64 | OMAP_DISPLAY_TYPE_DPI = 1 << 0, | |
65 | OMAP_DISPLAY_TYPE_DBI = 1 << 1, | |
66 | OMAP_DISPLAY_TYPE_SDI = 1 << 2, | |
67 | OMAP_DISPLAY_TYPE_DSI = 1 << 3, | |
68 | OMAP_DISPLAY_TYPE_VENC = 1 << 4, | |
b119601d | 69 | OMAP_DISPLAY_TYPE_HDMI = 1 << 5, |
559d6701 TV |
70 | }; |
71 | ||
72 | enum omap_plane { | |
73 | OMAP_DSS_GFX = 0, | |
74 | OMAP_DSS_VIDEO1 = 1, | |
b8c095b4 AT |
75 | OMAP_DSS_VIDEO2 = 2, |
76 | OMAP_DSS_VIDEO3 = 3, | |
66a0f9e4 | 77 | OMAP_DSS_WB = 4, |
559d6701 TV |
78 | }; |
79 | ||
80 | enum omap_channel { | |
81 | OMAP_DSS_CHANNEL_LCD = 0, | |
82 | OMAP_DSS_CHANNEL_DIGIT = 1, | |
8613b000 | 83 | OMAP_DSS_CHANNEL_LCD2 = 2, |
ff6331e2 | 84 | OMAP_DSS_CHANNEL_LCD3 = 3, |
559d6701 TV |
85 | }; |
86 | ||
87 | enum omap_color_mode { | |
88 | OMAP_DSS_COLOR_CLUT1 = 1 << 0, /* BITMAP 1 */ | |
89 | OMAP_DSS_COLOR_CLUT2 = 1 << 1, /* BITMAP 2 */ | |
90 | OMAP_DSS_COLOR_CLUT4 = 1 << 2, /* BITMAP 4 */ | |
91 | OMAP_DSS_COLOR_CLUT8 = 1 << 3, /* BITMAP 8 */ | |
92 | OMAP_DSS_COLOR_RGB12U = 1 << 4, /* RGB12, 16-bit container */ | |
93 | OMAP_DSS_COLOR_ARGB16 = 1 << 5, /* ARGB16 */ | |
94 | OMAP_DSS_COLOR_RGB16 = 1 << 6, /* RGB16 */ | |
95 | OMAP_DSS_COLOR_RGB24U = 1 << 7, /* RGB24, 32-bit container */ | |
96 | OMAP_DSS_COLOR_RGB24P = 1 << 8, /* RGB24, 24-bit container */ | |
97 | OMAP_DSS_COLOR_YUV2 = 1 << 9, /* YUV2 4:2:2 co-sited */ | |
98 | OMAP_DSS_COLOR_UYVY = 1 << 10, /* UYVY 4:2:2 co-sited */ | |
99 | OMAP_DSS_COLOR_ARGB32 = 1 << 11, /* ARGB32 */ | |
100 | OMAP_DSS_COLOR_RGBA32 = 1 << 12, /* RGBA32 */ | |
101 | OMAP_DSS_COLOR_RGBX32 = 1 << 13, /* RGBx32 */ | |
f20e4220 AJ |
102 | OMAP_DSS_COLOR_NV12 = 1 << 14, /* NV12 format: YUV 4:2:0 */ |
103 | OMAP_DSS_COLOR_RGBA16 = 1 << 15, /* RGBA16 - 4444 */ | |
104 | OMAP_DSS_COLOR_RGBX16 = 1 << 16, /* RGBx16 - 4444 */ | |
105 | OMAP_DSS_COLOR_ARGB16_1555 = 1 << 17, /* ARGB16 - 1555 */ | |
106 | OMAP_DSS_COLOR_XRGB16_1555 = 1 << 18, /* xRGB16 - 1555 */ | |
559d6701 TV |
107 | }; |
108 | ||
559d6701 TV |
109 | enum omap_dss_load_mode { |
110 | OMAP_DSS_LOAD_CLUT_AND_FRAME = 0, | |
111 | OMAP_DSS_LOAD_CLUT_ONLY = 1, | |
112 | OMAP_DSS_LOAD_FRAME_ONLY = 2, | |
113 | OMAP_DSS_LOAD_CLUT_ONCE_FRAME = 3, | |
114 | }; | |
115 | ||
116 | enum omap_dss_trans_key_type { | |
117 | OMAP_DSS_COLOR_KEY_GFX_DST = 0, | |
118 | OMAP_DSS_COLOR_KEY_VID_SRC = 1, | |
119 | }; | |
120 | ||
121 | enum omap_rfbi_te_mode { | |
122 | OMAP_DSS_RFBI_TE_MODE_1 = 1, | |
123 | OMAP_DSS_RFBI_TE_MODE_2 = 2, | |
124 | }; | |
125 | ||
a8d5e41c AT |
126 | enum omap_dss_signal_level { |
127 | OMAPDSS_SIG_ACTIVE_HIGH = 0, | |
128 | OMAPDSS_SIG_ACTIVE_LOW = 1, | |
129 | }; | |
130 | ||
131 | enum omap_dss_signal_edge { | |
132 | OMAPDSS_DRIVE_SIG_OPPOSITE_EDGES, | |
133 | OMAPDSS_DRIVE_SIG_RISING_EDGE, | |
134 | OMAPDSS_DRIVE_SIG_FALLING_EDGE, | |
135 | }; | |
136 | ||
559d6701 TV |
137 | enum omap_dss_venc_type { |
138 | OMAP_DSS_VENC_TYPE_COMPOSITE, | |
139 | OMAP_DSS_VENC_TYPE_SVIDEO, | |
140 | }; | |
141 | ||
a3b3cc2b AT |
142 | enum omap_dss_dsi_pixel_format { |
143 | OMAP_DSS_DSI_FMT_RGB888, | |
144 | OMAP_DSS_DSI_FMT_RGB666, | |
145 | OMAP_DSS_DSI_FMT_RGB666_PACKED, | |
146 | OMAP_DSS_DSI_FMT_RGB565, | |
147 | }; | |
148 | ||
7e951ee9 AT |
149 | enum omap_dss_dsi_mode { |
150 | OMAP_DSS_DSI_CMD_MODE = 0, | |
151 | OMAP_DSS_DSI_VIDEO_MODE, | |
152 | }; | |
153 | ||
559d6701 TV |
154 | enum omap_display_caps { |
155 | OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE = 1 << 0, | |
156 | OMAP_DSS_DISPLAY_CAP_TEAR_ELIM = 1 << 1, | |
157 | }; | |
158 | ||
559d6701 TV |
159 | enum omap_dss_display_state { |
160 | OMAP_DSS_DISPLAY_DISABLED = 0, | |
161 | OMAP_DSS_DISPLAY_ACTIVE, | |
559d6701 TV |
162 | }; |
163 | ||
9c0b8420 RN |
164 | enum omap_dss_audio_state { |
165 | OMAP_DSS_AUDIO_DISABLED = 0, | |
166 | OMAP_DSS_AUDIO_ENABLED, | |
167 | OMAP_DSS_AUDIO_CONFIGURED, | |
168 | OMAP_DSS_AUDIO_PLAYING, | |
169 | }; | |
170 | ||
559d6701 | 171 | enum omap_dss_rotation_type { |
65e006ff CM |
172 | OMAP_DSS_ROT_DMA = 1 << 0, |
173 | OMAP_DSS_ROT_VRFB = 1 << 1, | |
174 | OMAP_DSS_ROT_TILER = 1 << 2, | |
559d6701 TV |
175 | }; |
176 | ||
177 | /* clockwise rotation angle */ | |
178 | enum omap_dss_rotation_angle { | |
179 | OMAP_DSS_ROT_0 = 0, | |
180 | OMAP_DSS_ROT_90 = 1, | |
181 | OMAP_DSS_ROT_180 = 2, | |
182 | OMAP_DSS_ROT_270 = 3, | |
183 | }; | |
184 | ||
185 | enum omap_overlay_caps { | |
186 | OMAP_DSS_OVL_CAP_SCALE = 1 << 0, | |
f6dc8150 TV |
187 | OMAP_DSS_OVL_CAP_GLOBAL_ALPHA = 1 << 1, |
188 | OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA = 1 << 2, | |
11354dd5 | 189 | OMAP_DSS_OVL_CAP_ZORDER = 1 << 3, |
d79db853 AT |
190 | OMAP_DSS_OVL_CAP_POS = 1 << 4, |
191 | OMAP_DSS_OVL_CAP_REPLICATION = 1 << 5, | |
559d6701 TV |
192 | }; |
193 | ||
194 | enum omap_overlay_manager_caps { | |
4a9e78ab | 195 | OMAP_DSS_DUMMY_VALUE, /* add a dummy value to prevent compiler error */ |
559d6701 TV |
196 | }; |
197 | ||
89a35e51 AT |
198 | enum omap_dss_clk_source { |
199 | OMAP_DSS_CLK_SRC_FCK = 0, /* OMAP2/3: DSS1_ALWON_FCLK | |
200 | * OMAP4: DSS_FCLK */ | |
201 | OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC, /* OMAP3: DSI1_PLL_FCLK | |
202 | * OMAP4: PLL1_CLK1 */ | |
203 | OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DSI, /* OMAP3: DSI2_PLL_FCLK | |
204 | * OMAP4: PLL1_CLK2 */ | |
5a8b572d AT |
205 | OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC, /* OMAP4: PLL2_CLK1 */ |
206 | OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DSI, /* OMAP4: PLL2_CLK2 */ | |
89a35e51 AT |
207 | }; |
208 | ||
9a901683 M |
209 | enum omap_hdmi_flags { |
210 | OMAP_HDMI_SDA_SCL_EXTERNAL_PULLUP = 1 << 0, | |
211 | }; | |
212 | ||
484dc404 AT |
213 | enum omap_dss_output_id { |
214 | OMAP_DSS_OUTPUT_DPI = 1 << 0, | |
215 | OMAP_DSS_OUTPUT_DBI = 1 << 1, | |
216 | OMAP_DSS_OUTPUT_SDI = 1 << 2, | |
217 | OMAP_DSS_OUTPUT_DSI1 = 1 << 3, | |
218 | OMAP_DSS_OUTPUT_DSI2 = 1 << 4, | |
219 | OMAP_DSS_OUTPUT_VENC = 1 << 5, | |
220 | OMAP_DSS_OUTPUT_HDMI = 1 << 6, | |
221 | }; | |
222 | ||
559d6701 TV |
223 | /* RFBI */ |
224 | ||
225 | struct rfbi_timings { | |
226 | int cs_on_time; | |
227 | int cs_off_time; | |
228 | int we_on_time; | |
229 | int we_off_time; | |
230 | int re_on_time; | |
231 | int re_off_time; | |
232 | int we_cycle_time; | |
233 | int re_cycle_time; | |
234 | int cs_pulse_width; | |
235 | int access_time; | |
236 | ||
237 | int clk_div; | |
238 | ||
239 | u32 tim[5]; /* set by rfbi_convert_timings() */ | |
240 | ||
241 | int converted; | |
242 | }; | |
243 | ||
244 | void omap_rfbi_write_command(const void *buf, u32 len); | |
245 | void omap_rfbi_read_data(void *buf, u32 len); | |
246 | void omap_rfbi_write_data(const void *buf, u32 len); | |
247 | void omap_rfbi_write_pixels(const void __iomem *buf, int scr_width, | |
248 | u16 x, u16 y, | |
249 | u16 w, u16 h); | |
250 | int omap_rfbi_enable_te(bool enable, unsigned line); | |
251 | int omap_rfbi_setup_te(enum omap_rfbi_te_mode mode, | |
252 | unsigned hs_pulse_time, unsigned vs_pulse_time, | |
253 | int hs_pol_inv, int vs_pol_inv, int extif_div); | |
773139f1 TV |
254 | void rfbi_bus_lock(void); |
255 | void rfbi_bus_unlock(void); | |
559d6701 TV |
256 | |
257 | /* DSI */ | |
8af6ff01 | 258 | |
6b849375 | 259 | struct omap_dss_dsi_videomode_timings { |
8af6ff01 AT |
260 | /* DSI video mode blanking data */ |
261 | /* Unit: byte clock cycles */ | |
262 | u16 hsa; | |
263 | u16 hfp; | |
264 | u16 hbp; | |
265 | /* Unit: line clocks */ | |
266 | u16 vsa; | |
267 | u16 vfp; | |
268 | u16 vbp; | |
269 | ||
270 | /* DSI blanking modes */ | |
271 | int blanking_mode; | |
272 | int hsa_blanking_mode; | |
273 | int hbp_blanking_mode; | |
274 | int hfp_blanking_mode; | |
275 | ||
276 | /* Video port sync events */ | |
8af6ff01 AT |
277 | bool vp_vsync_end; |
278 | bool vp_hsync_end; | |
279 | ||
280 | bool ddr_clk_always_on; | |
281 | int window_sync; | |
282 | }; | |
283 | ||
1ffefe75 AT |
284 | void dsi_bus_lock(struct omap_dss_device *dssdev); |
285 | void dsi_bus_unlock(struct omap_dss_device *dssdev); | |
286 | int dsi_vc_dcs_write(struct omap_dss_device *dssdev, int channel, u8 *data, | |
287 | int len); | |
6ff8aa31 AT |
288 | int dsi_vc_generic_write(struct omap_dss_device *dssdev, int channel, u8 *data, |
289 | int len); | |
290 | int dsi_vc_dcs_write_0(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd); | |
291 | int dsi_vc_generic_write_0(struct omap_dss_device *dssdev, int channel); | |
1ffefe75 AT |
292 | int dsi_vc_dcs_write_1(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd, |
293 | u8 param); | |
6ff8aa31 AT |
294 | int dsi_vc_generic_write_1(struct omap_dss_device *dssdev, int channel, |
295 | u8 param); | |
296 | int dsi_vc_generic_write_2(struct omap_dss_device *dssdev, int channel, | |
297 | u8 param1, u8 param2); | |
1ffefe75 AT |
298 | int dsi_vc_dcs_write_nosync(struct omap_dss_device *dssdev, int channel, |
299 | u8 *data, int len); | |
6ff8aa31 AT |
300 | int dsi_vc_generic_write_nosync(struct omap_dss_device *dssdev, int channel, |
301 | u8 *data, int len); | |
1ffefe75 AT |
302 | int dsi_vc_dcs_read(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd, |
303 | u8 *buf, int buflen); | |
b3b89c05 AT |
304 | int dsi_vc_generic_read_0(struct omap_dss_device *dssdev, int channel, u8 *buf, |
305 | int buflen); | |
306 | int dsi_vc_generic_read_1(struct omap_dss_device *dssdev, int channel, u8 param, | |
307 | u8 *buf, int buflen); | |
308 | int dsi_vc_generic_read_2(struct omap_dss_device *dssdev, int channel, | |
309 | u8 param1, u8 param2, u8 *buf, int buflen); | |
1ffefe75 AT |
310 | int dsi_vc_set_max_rx_packet_size(struct omap_dss_device *dssdev, int channel, |
311 | u16 len); | |
312 | int dsi_vc_send_null(struct omap_dss_device *dssdev, int channel); | |
313 | int dsi_vc_send_bta_sync(struct omap_dss_device *dssdev, int channel); | |
9a147a65 TV |
314 | int dsi_enable_video_output(struct omap_dss_device *dssdev, int channel); |
315 | void dsi_disable_video_output(struct omap_dss_device *dssdev, int channel); | |
559d6701 | 316 | |
acd18af9 TV |
317 | enum omapdss_version { |
318 | OMAPDSS_VER_UNKNOWN = 0, | |
319 | OMAPDSS_VER_OMAP24xx, | |
320 | OMAPDSS_VER_OMAP34xx_ES1, /* OMAP3430 ES1.0, 2.0 */ | |
321 | OMAPDSS_VER_OMAP34xx_ES3, /* OMAP3430 ES3.0+ */ | |
322 | OMAPDSS_VER_OMAP3630, | |
323 | OMAPDSS_VER_AM35xx, | |
324 | OMAPDSS_VER_OMAP4430_ES1, /* OMAP4430 ES1.0 */ | |
325 | OMAPDSS_VER_OMAP4430_ES2, /* OMAP4430 ES2.0, 2.1, 2.2 */ | |
326 | OMAPDSS_VER_OMAP4, /* All other OMAP4s */ | |
327 | OMAPDSS_VER_OMAP5, | |
328 | }; | |
329 | ||
559d6701 TV |
330 | /* Board specific data */ |
331 | struct omap_dss_board_info { | |
aac927c9 | 332 | int (*get_context_loss_count)(struct device *dev); |
559d6701 TV |
333 | int num_devices; |
334 | struct omap_dss_device **devices; | |
335 | struct omap_dss_device *default_device; | |
5bc416cb TV |
336 | int (*dsi_enable_pads)(int dsi_id, unsigned lane_mask); |
337 | void (*dsi_disable_pads)(int dsi_id, unsigned lane_mask); | |
62c1dcfc | 338 | int (*set_min_bus_tput)(struct device *dev, unsigned long r); |
acd18af9 | 339 | enum omapdss_version version; |
559d6701 TV |
340 | }; |
341 | ||
b7ee79ab SS |
342 | /* Init with the board info */ |
343 | extern int omap_display_init(struct omap_dss_board_info *board_data); | |
ee9dfd82 | 344 | /* HDMI mux init*/ |
9a901683 | 345 | extern int omap_hdmi_init(enum omap_hdmi_flags flags); |
b7ee79ab | 346 | |
559d6701 TV |
347 | struct omap_video_timings { |
348 | /* Unit: pixels */ | |
349 | u16 x_res; | |
350 | /* Unit: pixels */ | |
351 | u16 y_res; | |
352 | /* Unit: KHz */ | |
353 | u32 pixel_clock; | |
354 | /* Unit: pixel clocks */ | |
355 | u16 hsw; /* Horizontal synchronization pulse width */ | |
356 | /* Unit: pixel clocks */ | |
357 | u16 hfp; /* Horizontal front porch */ | |
358 | /* Unit: pixel clocks */ | |
359 | u16 hbp; /* Horizontal back porch */ | |
360 | /* Unit: line clocks */ | |
361 | u16 vsw; /* Vertical synchronization pulse width */ | |
362 | /* Unit: line clocks */ | |
363 | u16 vfp; /* Vertical front porch */ | |
364 | /* Unit: line clocks */ | |
365 | u16 vbp; /* Vertical back porch */ | |
a8d5e41c AT |
366 | |
367 | /* Vsync logic level */ | |
368 | enum omap_dss_signal_level vsync_level; | |
369 | /* Hsync logic level */ | |
370 | enum omap_dss_signal_level hsync_level; | |
23c8f88e AT |
371 | /* Interlaced or Progressive timings */ |
372 | bool interlace; | |
a8d5e41c AT |
373 | /* Pixel clock edge to drive LCD data */ |
374 | enum omap_dss_signal_edge data_pclk_edge; | |
375 | /* Data enable logic level */ | |
376 | enum omap_dss_signal_level de_level; | |
377 | /* Pixel clock edges to drive HSYNC and VSYNC signals */ | |
378 | enum omap_dss_signal_edge sync_pclk_edge; | |
559d6701 TV |
379 | }; |
380 | ||
381 | #ifdef CONFIG_OMAP2_DSS_VENC | |
382 | /* Hardcoded timings for tv modes. Venc only uses these to | |
383 | * identify the mode, and does not actually use the configs | |
384 | * itself. However, the configs should be something that | |
385 | * a normal monitor can also show */ | |
5a1819e3 TK |
386 | extern const struct omap_video_timings omap_dss_pal_timings; |
387 | extern const struct omap_video_timings omap_dss_ntsc_timings; | |
559d6701 TV |
388 | #endif |
389 | ||
3c07cae2 TV |
390 | struct omap_dss_cpr_coefs { |
391 | s16 rr, rg, rb; | |
392 | s16 gr, gg, gb; | |
393 | s16 br, bg, bb; | |
394 | }; | |
395 | ||
559d6701 | 396 | struct omap_overlay_info { |
559d6701 | 397 | u32 paddr; |
0d66cbb5 | 398 | u32 p_uv_addr; /* for NV12 format */ |
559d6701 TV |
399 | u16 screen_width; |
400 | u16 width; | |
401 | u16 height; | |
402 | enum omap_color_mode color_mode; | |
403 | u8 rotation; | |
404 | enum omap_dss_rotation_type rotation_type; | |
405 | bool mirror; | |
406 | ||
407 | u16 pos_x; | |
408 | u16 pos_y; | |
409 | u16 out_width; /* if 0, out_width == width */ | |
410 | u16 out_height; /* if 0, out_height == height */ | |
411 | u8 global_alpha; | |
fd28a390 | 412 | u8 pre_mult_alpha; |
54128701 | 413 | u8 zorder; |
559d6701 TV |
414 | }; |
415 | ||
416 | struct omap_overlay { | |
417 | struct kobject kobj; | |
418 | struct list_head list; | |
419 | ||
420 | /* static fields */ | |
421 | const char *name; | |
4a9e78ab | 422 | enum omap_plane id; |
559d6701 TV |
423 | enum omap_color_mode supported_modes; |
424 | enum omap_overlay_caps caps; | |
425 | ||
426 | /* dynamic fields */ | |
427 | struct omap_overlay_manager *manager; | |
559d6701 | 428 | |
9d11c321 TV |
429 | /* |
430 | * The following functions do not block: | |
431 | * | |
432 | * is_enabled | |
433 | * set_overlay_info | |
434 | * get_overlay_info | |
435 | * | |
436 | * The rest of the functions may block and cannot be called from | |
437 | * interrupt context | |
438 | */ | |
439 | ||
aaa874a9 TV |
440 | int (*enable)(struct omap_overlay *ovl); |
441 | int (*disable)(struct omap_overlay *ovl); | |
442 | bool (*is_enabled)(struct omap_overlay *ovl); | |
443 | ||
559d6701 TV |
444 | int (*set_manager)(struct omap_overlay *ovl, |
445 | struct omap_overlay_manager *mgr); | |
446 | int (*unset_manager)(struct omap_overlay *ovl); | |
447 | ||
448 | int (*set_overlay_info)(struct omap_overlay *ovl, | |
449 | struct omap_overlay_info *info); | |
450 | void (*get_overlay_info)(struct omap_overlay *ovl, | |
451 | struct omap_overlay_info *info); | |
452 | ||
453 | int (*wait_for_go)(struct omap_overlay *ovl); | |
794bc4ee AT |
454 | |
455 | struct omap_dss_device *(*get_device)(struct omap_overlay *ovl); | |
559d6701 TV |
456 | }; |
457 | ||
458 | struct omap_overlay_manager_info { | |
459 | u32 default_color; | |
460 | ||
461 | enum omap_dss_trans_key_type trans_key_type; | |
462 | u32 trans_key; | |
463 | bool trans_enabled; | |
464 | ||
11354dd5 | 465 | bool partial_alpha_enabled; |
3c07cae2 TV |
466 | |
467 | bool cpr_enable; | |
468 | struct omap_dss_cpr_coefs cpr_coefs; | |
559d6701 TV |
469 | }; |
470 | ||
471 | struct omap_overlay_manager { | |
472 | struct kobject kobj; | |
559d6701 TV |
473 | |
474 | /* static fields */ | |
475 | const char *name; | |
4a9e78ab | 476 | enum omap_channel id; |
559d6701 | 477 | enum omap_overlay_manager_caps caps; |
07e327c9 | 478 | struct list_head overlays; |
559d6701 | 479 | enum omap_display_type supported_displays; |
97f01b3a | 480 | enum omap_dss_output_id supported_outputs; |
559d6701 TV |
481 | |
482 | /* dynamic fields */ | |
97f01b3a | 483 | struct omap_dss_output *output; |
559d6701 | 484 | |
9d11c321 TV |
485 | /* |
486 | * The following functions do not block: | |
487 | * | |
488 | * set_manager_info | |
489 | * get_manager_info | |
490 | * apply | |
491 | * | |
492 | * The rest of the functions may block and cannot be called from | |
493 | * interrupt context | |
494 | */ | |
495 | ||
97f01b3a AT |
496 | int (*set_output)(struct omap_overlay_manager *mgr, |
497 | struct omap_dss_output *output); | |
498 | int (*unset_output)(struct omap_overlay_manager *mgr); | |
559d6701 TV |
499 | |
500 | int (*set_manager_info)(struct omap_overlay_manager *mgr, | |
501 | struct omap_overlay_manager_info *info); | |
502 | void (*get_manager_info)(struct omap_overlay_manager *mgr, | |
503 | struct omap_overlay_manager_info *info); | |
504 | ||
505 | int (*apply)(struct omap_overlay_manager *mgr); | |
506 | int (*wait_for_go)(struct omap_overlay_manager *mgr); | |
3f71cbe7 | 507 | int (*wait_for_vsync)(struct omap_overlay_manager *mgr); |
794bc4ee AT |
508 | |
509 | struct omap_dss_device *(*get_device)(struct omap_overlay_manager *mgr); | |
559d6701 TV |
510 | }; |
511 | ||
e4a9e94c TV |
512 | /* 22 pins means 1 clk lane and 10 data lanes */ |
513 | #define OMAP_DSS_MAX_DSI_PINS 22 | |
514 | ||
515 | struct omap_dsi_pin_config { | |
516 | int num_pins; | |
517 | /* | |
518 | * pin numbers in the following order: | |
519 | * clk+, clk- | |
520 | * data1+, data1- | |
521 | * data2+, data2- | |
522 | * ... | |
523 | */ | |
524 | int pins[OMAP_DSS_MAX_DSI_PINS]; | |
525 | }; | |
526 | ||
749feffa AT |
527 | struct omap_dss_writeback_info { |
528 | u32 paddr; | |
529 | u32 p_uv_addr; | |
530 | u16 buf_width; | |
531 | u16 width; | |
532 | u16 height; | |
533 | enum omap_color_mode color_mode; | |
534 | u8 rotation; | |
535 | enum omap_dss_rotation_type rotation_type; | |
536 | bool mirror; | |
537 | u8 pre_mult_alpha; | |
538 | }; | |
539 | ||
484dc404 AT |
540 | struct omap_dss_output { |
541 | struct list_head list; | |
542 | ||
543 | /* display type supported by the output */ | |
544 | enum omap_display_type type; | |
545 | ||
546 | /* output instance */ | |
547 | enum omap_dss_output_id id; | |
548 | ||
549 | /* output's platform device pointer */ | |
550 | struct platform_device *pdev; | |
551 | ||
552 | /* dynamic fields */ | |
553 | struct omap_overlay_manager *manager; | |
554 | ||
555 | struct omap_dss_device *device; | |
556 | }; | |
557 | ||
559d6701 TV |
558 | struct omap_dss_device { |
559 | struct device dev; | |
560 | ||
561 | enum omap_display_type type; | |
562 | ||
18faa1b6 SS |
563 | enum omap_channel channel; |
564 | ||
559d6701 TV |
565 | union { |
566 | struct { | |
567 | u8 data_lines; | |
568 | } dpi; | |
569 | ||
570 | struct { | |
571 | u8 channel; | |
572 | u8 data_lines; | |
573 | } rfbi; | |
574 | ||
575 | struct { | |
576 | u8 datapairs; | |
577 | } sdi; | |
578 | ||
579 | struct { | |
a72b64b9 AT |
580 | int module; |
581 | ||
559d6701 TV |
582 | bool ext_te; |
583 | u8 ext_te_gpio; | |
584 | } dsi; | |
585 | ||
586 | struct { | |
587 | enum omap_dss_venc_type type; | |
588 | bool invert_polarity; | |
589 | } venc; | |
590 | } phy; | |
591 | ||
c6940a3d TV |
592 | struct { |
593 | struct { | |
e8881662 AT |
594 | struct { |
595 | u16 lck_div; | |
596 | u16 pck_div; | |
597 | enum omap_dss_clk_source lcd_clk_src; | |
598 | } channel; | |
599 | ||
600 | enum omap_dss_clk_source dispc_fclk_src; | |
c6940a3d TV |
601 | } dispc; |
602 | ||
603 | struct { | |
c90a78ec | 604 | /* regn is one greater than TRM's REGN value */ |
c6940a3d TV |
605 | u16 regn; |
606 | u16 regm; | |
607 | u16 regm_dispc; | |
608 | u16 regm_dsi; | |
609 | ||
610 | u16 lp_clk_div; | |
e8881662 | 611 | enum omap_dss_clk_source dsi_fclk_src; |
c6940a3d | 612 | } dsi; |
6cb07b25 AT |
613 | |
614 | struct { | |
b44e4582 | 615 | /* regn is one greater than TRM's REGN value */ |
6cb07b25 AT |
616 | u16 regn; |
617 | u16 regm2; | |
618 | } hdmi; | |
c6940a3d TV |
619 | } clocks; |
620 | ||
559d6701 TV |
621 | struct { |
622 | struct omap_video_timings timings; | |
623 | ||
a3b3cc2b | 624 | enum omap_dss_dsi_pixel_format dsi_pix_fmt; |
7e951ee9 | 625 | enum omap_dss_dsi_mode dsi_mode; |
6b849375 | 626 | struct omap_dss_dsi_videomode_timings dsi_vm_timings; |
559d6701 TV |
627 | } panel; |
628 | ||
629 | struct { | |
630 | u8 pixel_size; | |
631 | struct rfbi_timings rfbi_timings; | |
559d6701 TV |
632 | } ctrl; |
633 | ||
634 | int reset_gpio; | |
635 | ||
636 | int max_backlight_level; | |
637 | ||
638 | const char *name; | |
639 | ||
640 | /* used to match device to driver */ | |
641 | const char *driver_name; | |
642 | ||
643 | void *data; | |
644 | ||
645 | struct omap_dss_driver *driver; | |
646 | ||
647 | /* helper variable for driver suspend/resume */ | |
648 | bool activate_after_resume; | |
649 | ||
650 | enum omap_display_caps caps; | |
651 | ||
6d71b923 | 652 | struct omap_dss_output *output; |
559d6701 TV |
653 | |
654 | enum omap_dss_display_state state; | |
655 | ||
9c0b8420 RN |
656 | enum omap_dss_audio_state audio_state; |
657 | ||
559d6701 TV |
658 | /* platform specific */ |
659 | int (*platform_enable)(struct omap_dss_device *dssdev); | |
660 | void (*platform_disable)(struct omap_dss_device *dssdev); | |
661 | int (*set_backlight)(struct omap_dss_device *dssdev, int level); | |
662 | int (*get_backlight)(struct omap_dss_device *dssdev); | |
663 | }; | |
664 | ||
c49d005b TV |
665 | struct omap_dss_hdmi_data |
666 | { | |
cca35017 TV |
667 | int ct_cp_hpd_gpio; |
668 | int ls_oe_gpio; | |
c49d005b TV |
669 | int hpd_gpio; |
670 | }; | |
671 | ||
9c0b8420 RN |
672 | struct omap_dss_audio { |
673 | struct snd_aes_iec958 *iec; | |
674 | struct snd_cea_861_aud_if *cea; | |
675 | }; | |
676 | ||
559d6701 TV |
677 | struct omap_dss_driver { |
678 | struct device_driver driver; | |
679 | ||
680 | int (*probe)(struct omap_dss_device *); | |
681 | void (*remove)(struct omap_dss_device *); | |
682 | ||
683 | int (*enable)(struct omap_dss_device *display); | |
684 | void (*disable)(struct omap_dss_device *display); | |
559d6701 TV |
685 | int (*run_test)(struct omap_dss_device *display, int test); |
686 | ||
18946f62 TV |
687 | int (*update)(struct omap_dss_device *dssdev, |
688 | u16 x, u16 y, u16 w, u16 h); | |
689 | int (*sync)(struct omap_dss_device *dssdev); | |
690 | ||
559d6701 | 691 | int (*enable_te)(struct omap_dss_device *dssdev, bool enable); |
225b650d | 692 | int (*get_te)(struct omap_dss_device *dssdev); |
559d6701 TV |
693 | |
694 | u8 (*get_rotate)(struct omap_dss_device *dssdev); | |
695 | int (*set_rotate)(struct omap_dss_device *dssdev, u8 rotate); | |
696 | ||
697 | bool (*get_mirror)(struct omap_dss_device *dssdev); | |
698 | int (*set_mirror)(struct omap_dss_device *dssdev, bool enable); | |
699 | ||
700 | int (*memory_read)(struct omap_dss_device *dssdev, | |
701 | void *buf, size_t size, | |
702 | u16 x, u16 y, u16 w, u16 h); | |
96adcece TV |
703 | |
704 | void (*get_resolution)(struct omap_dss_device *dssdev, | |
705 | u16 *xres, u16 *yres); | |
7a0987bf JN |
706 | void (*get_dimensions)(struct omap_dss_device *dssdev, |
707 | u32 *width, u32 *height); | |
a2699504 | 708 | int (*get_recommended_bpp)(struct omap_dss_device *dssdev); |
36511312 | 709 | |
69b2048f TV |
710 | int (*check_timings)(struct omap_dss_device *dssdev, |
711 | struct omap_video_timings *timings); | |
712 | void (*set_timings)(struct omap_dss_device *dssdev, | |
713 | struct omap_video_timings *timings); | |
714 | void (*get_timings)(struct omap_dss_device *dssdev, | |
715 | struct omap_video_timings *timings); | |
716 | ||
36511312 TV |
717 | int (*set_wss)(struct omap_dss_device *dssdev, u32 wss); |
718 | u32 (*get_wss)(struct omap_dss_device *dssdev); | |
3d5e0ef7 TV |
719 | |
720 | int (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len); | |
df4769c9 | 721 | bool (*detect)(struct omap_dss_device *dssdev); |
9c0b8420 RN |
722 | |
723 | /* | |
724 | * For display drivers that support audio. This encompasses | |
725 | * HDMI and DisplayPort at the moment. | |
726 | */ | |
727 | /* | |
728 | * Note: These functions might sleep. Do not call while | |
729 | * holding a spinlock/readlock. | |
730 | */ | |
731 | int (*audio_enable)(struct omap_dss_device *dssdev); | |
732 | void (*audio_disable)(struct omap_dss_device *dssdev); | |
733 | bool (*audio_supported)(struct omap_dss_device *dssdev); | |
734 | int (*audio_config)(struct omap_dss_device *dssdev, | |
735 | struct omap_dss_audio *audio); | |
736 | /* Note: These functions may not sleep */ | |
737 | int (*audio_start)(struct omap_dss_device *dssdev); | |
738 | void (*audio_stop)(struct omap_dss_device *dssdev); | |
739 | ||
559d6701 TV |
740 | }; |
741 | ||
b2c7d54f TV |
742 | enum omapdss_version omapdss_get_version(void); |
743 | ||
559d6701 TV |
744 | int omap_dss_register_driver(struct omap_dss_driver *); |
745 | void omap_dss_unregister_driver(struct omap_dss_driver *); | |
746 | ||
559d6701 TV |
747 | void omap_dss_get_device(struct omap_dss_device *dssdev); |
748 | void omap_dss_put_device(struct omap_dss_device *dssdev); | |
749 | #define for_each_dss_dev(d) while ((d = omap_dss_get_next_device(d)) != NULL) | |
750 | struct omap_dss_device *omap_dss_get_next_device(struct omap_dss_device *from); | |
751 | struct omap_dss_device *omap_dss_find_device(void *data, | |
752 | int (*match)(struct omap_dss_device *dssdev, void *data)); | |
2bbcce5e | 753 | const char *omapdss_get_default_display_name(void); |
559d6701 TV |
754 | |
755 | int omap_dss_start_device(struct omap_dss_device *dssdev); | |
756 | void omap_dss_stop_device(struct omap_dss_device *dssdev); | |
757 | ||
758 | int omap_dss_get_num_overlay_managers(void); | |
759 | struct omap_overlay_manager *omap_dss_get_overlay_manager(int num); | |
760 | ||
761 | int omap_dss_get_num_overlays(void); | |
762 | struct omap_overlay *omap_dss_get_overlay(int num); | |
763 | ||
484dc404 | 764 | struct omap_dss_output *omap_dss_get_output(enum omap_dss_output_id id); |
6d71b923 AT |
765 | int omapdss_output_set_device(struct omap_dss_output *out, |
766 | struct omap_dss_device *dssdev); | |
767 | int omapdss_output_unset_device(struct omap_dss_output *out); | |
484dc404 | 768 | |
96adcece TV |
769 | void omapdss_default_get_resolution(struct omap_dss_device *dssdev, |
770 | u16 *xres, u16 *yres); | |
a2699504 | 771 | int omapdss_default_get_recommended_bpp(struct omap_dss_device *dssdev); |
4b6430fc GI |
772 | void omapdss_default_get_timings(struct omap_dss_device *dssdev, |
773 | struct omap_video_timings *timings); | |
a2699504 | 774 | |
559d6701 TV |
775 | typedef void (*omap_dispc_isr_t) (void *arg, u32 mask); |
776 | int omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask); | |
777 | int omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask); | |
778 | ||
559d6701 TV |
779 | #define to_dss_driver(x) container_of((x), struct omap_dss_driver, driver) |
780 | #define to_dss_device(x) container_of((x), struct omap_dss_device, dev) | |
781 | ||
1ffefe75 AT |
782 | void omapdss_dsi_vc_enable_hs(struct omap_dss_device *dssdev, int channel, |
783 | bool enable); | |
225b650d | 784 | int omapdss_dsi_enable_te(struct omap_dss_device *dssdev, bool enable); |
e67458a8 AT |
785 | void omapdss_dsi_set_timings(struct omap_dss_device *dssdev, |
786 | struct omap_video_timings *timings); | |
e352574d | 787 | void omapdss_dsi_set_size(struct omap_dss_device *dssdev, u16 w, u16 h); |
02c3960b AT |
788 | void omapdss_dsi_set_pixel_format(struct omap_dss_device *dssdev, |
789 | enum omap_dss_dsi_pixel_format fmt); | |
dca2b152 AT |
790 | void omapdss_dsi_set_operation_mode(struct omap_dss_device *dssdev, |
791 | enum omap_dss_dsi_mode mode); | |
0b3ffe39 AT |
792 | void omapdss_dsi_set_videomode_timings(struct omap_dss_device *dssdev, |
793 | struct omap_dss_dsi_videomode_timings *timings); | |
61140c9a | 794 | |
5476e74a | 795 | int omap_dsi_update(struct omap_dss_device *dssdev, int channel, |
18946f62 | 796 | void (*callback)(int, void *), void *data); |
5ee3c144 AT |
797 | int omap_dsi_request_vc(struct omap_dss_device *dssdev, int *channel); |
798 | int omap_dsi_set_vc_id(struct omap_dss_device *dssdev, int channel, int vc_id); | |
799 | void omap_dsi_release_vc(struct omap_dss_device *dssdev, int channel); | |
e4a9e94c TV |
800 | int omapdss_dsi_configure_pins(struct omap_dss_device *dssdev, |
801 | const struct omap_dsi_pin_config *pin_cfg); | |
ee144e64 TV |
802 | int omapdss_dsi_set_clocks(struct omap_dss_device *dssdev, |
803 | unsigned long ddr_clk, unsigned long lp_clk); | |
18946f62 | 804 | |
37ac60e4 | 805 | int omapdss_dsi_display_enable(struct omap_dss_device *dssdev); |
2a89dc15 | 806 | void omapdss_dsi_display_disable(struct omap_dss_device *dssdev, |
22d6d676 | 807 | bool disconnect_lanes, bool enter_ulps); |
37ac60e4 TV |
808 | |
809 | int omapdss_dpi_display_enable(struct omap_dss_device *dssdev); | |
810 | void omapdss_dpi_display_disable(struct omap_dss_device *dssdev); | |
c499144c AT |
811 | void omapdss_dpi_set_timings(struct omap_dss_device *dssdev, |
812 | struct omap_video_timings *timings); | |
69b2048f TV |
813 | int dpi_check_timings(struct omap_dss_device *dssdev, |
814 | struct omap_video_timings *timings); | |
c6b393d4 | 815 | void omapdss_dpi_set_data_lines(struct omap_dss_device *dssdev, int data_lines); |
37ac60e4 TV |
816 | |
817 | int omapdss_sdi_display_enable(struct omap_dss_device *dssdev); | |
818 | void omapdss_sdi_display_disable(struct omap_dss_device *dssdev); | |
c7833f7b AT |
819 | void omapdss_sdi_set_timings(struct omap_dss_device *dssdev, |
820 | struct omap_video_timings *timings); | |
889b4fd7 | 821 | void omapdss_sdi_set_datapairs(struct omap_dss_device *dssdev, int datapairs); |
37ac60e4 TV |
822 | |
823 | int omapdss_rfbi_display_enable(struct omap_dss_device *dssdev); | |
824 | void omapdss_rfbi_display_disable(struct omap_dss_device *dssdev); | |
43eab861 AT |
825 | int omap_rfbi_update(struct omap_dss_device *dssdev, void (*callback)(void *), |
826 | void *data); | |
475989b7 | 827 | int omap_rfbi_configure(struct omap_dss_device *dssdev); |
6ff9dd5a | 828 | void omapdss_rfbi_set_size(struct omap_dss_device *dssdev, u16 w, u16 h); |
b02875be AT |
829 | void omapdss_rfbi_set_pixel_size(struct omap_dss_device *dssdev, |
830 | int pixel_size); | |
475989b7 AT |
831 | void omapdss_rfbi_set_data_lines(struct omap_dss_device *dssdev, |
832 | int data_lines); | |
6e883324 AT |
833 | void omapdss_rfbi_set_interface_timings(struct omap_dss_device *dssdev, |
834 | struct rfbi_timings *timings); | |
18946f62 | 835 | |
8dd2491a TV |
836 | int omapdss_compat_init(void); |
837 | void omapdss_compat_uninit(void); | |
838 | ||
a97a9634 TV |
839 | struct dss_mgr_ops { |
840 | void (*start_update)(struct omap_overlay_manager *mgr); | |
841 | int (*enable)(struct omap_overlay_manager *mgr); | |
842 | void (*disable)(struct omap_overlay_manager *mgr); | |
843 | void (*set_timings)(struct omap_overlay_manager *mgr, | |
844 | const struct omap_video_timings *timings); | |
845 | void (*set_lcd_config)(struct omap_overlay_manager *mgr, | |
846 | const struct dss_lcd_mgr_config *config); | |
847 | int (*register_framedone_handler)(struct omap_overlay_manager *mgr, | |
848 | void (*handler)(void *), void *data); | |
849 | void (*unregister_framedone_handler)(struct omap_overlay_manager *mgr, | |
850 | void (*handler)(void *), void *data); | |
851 | }; | |
852 | ||
853 | int dss_install_mgr_ops(const struct dss_mgr_ops *mgr_ops); | |
854 | void dss_uninstall_mgr_ops(void); | |
855 | ||
856 | void dss_mgr_set_timings(struct omap_overlay_manager *mgr, | |
857 | const struct omap_video_timings *timings); | |
858 | void dss_mgr_set_lcd_config(struct omap_overlay_manager *mgr, | |
859 | const struct dss_lcd_mgr_config *config); | |
860 | int dss_mgr_enable(struct omap_overlay_manager *mgr); | |
861 | void dss_mgr_disable(struct omap_overlay_manager *mgr); | |
862 | void dss_mgr_start_update(struct omap_overlay_manager *mgr); | |
863 | int dss_mgr_register_framedone_handler(struct omap_overlay_manager *mgr, | |
864 | void (*handler)(void *), void *data); | |
865 | void dss_mgr_unregister_framedone_handler(struct omap_overlay_manager *mgr, | |
866 | void (*handler)(void *), void *data); | |
559d6701 | 867 | #endif |