Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/kernel/irq/manage.c | |
3 | * | |
a34db9b2 IM |
4 | * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar |
5 | * Copyright (C) 2005-2006 Thomas Gleixner | |
1da177e4 LT |
6 | * |
7 | * This file contains driver APIs to the irq subsystem. | |
8 | */ | |
9 | ||
10 | #include <linux/irq.h> | |
3aa551c9 | 11 | #include <linux/kthread.h> |
1da177e4 LT |
12 | #include <linux/module.h> |
13 | #include <linux/random.h> | |
14 | #include <linux/interrupt.h> | |
1aeb272c | 15 | #include <linux/slab.h> |
3aa551c9 | 16 | #include <linux/sched.h> |
1da177e4 LT |
17 | |
18 | #include "internals.h" | |
19 | ||
1da177e4 LT |
20 | /** |
21 | * synchronize_irq - wait for pending IRQ handlers (on other CPUs) | |
1e5d5331 | 22 | * @irq: interrupt number to wait for |
1da177e4 LT |
23 | * |
24 | * This function waits for any pending IRQ handlers for this interrupt | |
25 | * to complete before returning. If you use this function while | |
26 | * holding a resource the IRQ handler may need you will deadlock. | |
27 | * | |
28 | * This function may be called - with care - from IRQ context. | |
29 | */ | |
30 | void synchronize_irq(unsigned int irq) | |
31 | { | |
cb5bc832 | 32 | struct irq_desc *desc = irq_to_desc(irq); |
009b4c3b | 33 | unsigned int state; |
1da177e4 | 34 | |
7d94f7ca | 35 | if (!desc) |
c2b5a251 MW |
36 | return; |
37 | ||
a98ce5c6 HX |
38 | do { |
39 | unsigned long flags; | |
40 | ||
41 | /* | |
42 | * Wait until we're out of the critical section. This might | |
43 | * give the wrong answer due to the lack of memory barriers. | |
44 | */ | |
009b4c3b | 45 | while (desc->istate & IRQS_INPROGRESS) |
a98ce5c6 HX |
46 | cpu_relax(); |
47 | ||
48 | /* Ok, that indicated we're done: double-check carefully. */ | |
239007b8 | 49 | raw_spin_lock_irqsave(&desc->lock, flags); |
009b4c3b | 50 | state = desc->istate; |
239007b8 | 51 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
a98ce5c6 HX |
52 | |
53 | /* Oops, that failed? */ | |
009b4c3b | 54 | } while (state & IRQS_INPROGRESS); |
3aa551c9 TG |
55 | |
56 | /* | |
57 | * We made sure that no hardirq handler is running. Now verify | |
58 | * that no threaded handlers are active. | |
59 | */ | |
60 | wait_event(desc->wait_for_threads, !atomic_read(&desc->threads_active)); | |
1da177e4 | 61 | } |
1da177e4 LT |
62 | EXPORT_SYMBOL(synchronize_irq); |
63 | ||
3aa551c9 TG |
64 | #ifdef CONFIG_SMP |
65 | cpumask_var_t irq_default_affinity; | |
66 | ||
771ee3b0 TG |
67 | /** |
68 | * irq_can_set_affinity - Check if the affinity of a given irq can be set | |
69 | * @irq: Interrupt to check | |
70 | * | |
71 | */ | |
72 | int irq_can_set_affinity(unsigned int irq) | |
73 | { | |
08678b08 | 74 | struct irq_desc *desc = irq_to_desc(irq); |
771ee3b0 | 75 | |
bce43032 TG |
76 | if (!desc || !irqd_can_balance(&desc->irq_data) || |
77 | !desc->irq_data.chip || !desc->irq_data.chip->irq_set_affinity) | |
771ee3b0 TG |
78 | return 0; |
79 | ||
80 | return 1; | |
81 | } | |
82 | ||
591d2fb0 TG |
83 | /** |
84 | * irq_set_thread_affinity - Notify irq threads to adjust affinity | |
85 | * @desc: irq descriptor which has affitnity changed | |
86 | * | |
87 | * We just set IRQTF_AFFINITY and delegate the affinity setting | |
88 | * to the interrupt thread itself. We can not call | |
89 | * set_cpus_allowed_ptr() here as we hold desc->lock and this | |
90 | * code can be called from hard interrupt context. | |
91 | */ | |
92 | void irq_set_thread_affinity(struct irq_desc *desc) | |
3aa551c9 TG |
93 | { |
94 | struct irqaction *action = desc->action; | |
95 | ||
96 | while (action) { | |
97 | if (action->thread) | |
591d2fb0 | 98 | set_bit(IRQTF_AFFINITY, &action->thread_flags); |
3aa551c9 TG |
99 | action = action->next; |
100 | } | |
101 | } | |
102 | ||
1fa46f1f TG |
103 | #ifdef CONFIG_GENERIC_PENDING_IRQ |
104 | static inline bool irq_can_move_pcntxt(struct irq_desc *desc) | |
105 | { | |
1ccb4e61 | 106 | return irq_settings_can_move_pcntxt(desc); |
1fa46f1f TG |
107 | } |
108 | static inline bool irq_move_pending(struct irq_desc *desc) | |
109 | { | |
f230b6d5 | 110 | return irqd_is_setaffinity_pending(&desc->irq_data); |
1fa46f1f TG |
111 | } |
112 | static inline void | |
113 | irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask) | |
114 | { | |
115 | cpumask_copy(desc->pending_mask, mask); | |
116 | } | |
117 | static inline void | |
118 | irq_get_pending(struct cpumask *mask, struct irq_desc *desc) | |
119 | { | |
120 | cpumask_copy(mask, desc->pending_mask); | |
121 | } | |
122 | #else | |
123 | static inline bool irq_can_move_pcntxt(struct irq_desc *desc) { return true; } | |
124 | static inline bool irq_move_pending(struct irq_desc *desc) { return false; } | |
125 | static inline void | |
126 | irq_copy_pending(struct irq_desc *desc, const struct cpumask *mask) { } | |
127 | static inline void | |
128 | irq_get_pending(struct cpumask *mask, struct irq_desc *desc) { } | |
129 | #endif | |
130 | ||
771ee3b0 TG |
131 | /** |
132 | * irq_set_affinity - Set the irq affinity of a given irq | |
133 | * @irq: Interrupt to set affinity | |
134 | * @cpumask: cpumask | |
135 | * | |
136 | */ | |
1fa46f1f | 137 | int irq_set_affinity(unsigned int irq, const struct cpumask *mask) |
771ee3b0 | 138 | { |
08678b08 | 139 | struct irq_desc *desc = irq_to_desc(irq); |
c96b3b3c | 140 | struct irq_chip *chip = desc->irq_data.chip; |
f6d87f4b | 141 | unsigned long flags; |
1fa46f1f | 142 | int ret = 0; |
771ee3b0 | 143 | |
c96b3b3c | 144 | if (!chip->irq_set_affinity) |
771ee3b0 TG |
145 | return -EINVAL; |
146 | ||
239007b8 | 147 | raw_spin_lock_irqsave(&desc->lock, flags); |
f6d87f4b | 148 | |
1fa46f1f TG |
149 | if (irq_can_move_pcntxt(desc)) { |
150 | ret = chip->irq_set_affinity(&desc->irq_data, mask, false); | |
3b8249e7 TG |
151 | switch (ret) { |
152 | case IRQ_SET_MASK_OK: | |
1fa46f1f | 153 | cpumask_copy(desc->irq_data.affinity, mask); |
3b8249e7 | 154 | case IRQ_SET_MASK_OK_NOCOPY: |
591d2fb0 | 155 | irq_set_thread_affinity(desc); |
3b8249e7 | 156 | ret = 0; |
57b150cc | 157 | } |
1fa46f1f | 158 | } else { |
f230b6d5 | 159 | irqd_set_move_pending(&desc->irq_data); |
1fa46f1f | 160 | irq_copy_pending(desc, mask); |
57b150cc | 161 | } |
1fa46f1f | 162 | |
cd7eab44 BH |
163 | if (desc->affinity_notify) { |
164 | kref_get(&desc->affinity_notify->kref); | |
165 | schedule_work(&desc->affinity_notify->work); | |
166 | } | |
2bdd1055 TG |
167 | irq_compat_set_affinity(desc); |
168 | irqd_set(&desc->irq_data, IRQD_AFFINITY_SET); | |
239007b8 | 169 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
1fa46f1f | 170 | return ret; |
771ee3b0 TG |
171 | } |
172 | ||
e7a297b0 PWJ |
173 | int irq_set_affinity_hint(unsigned int irq, const struct cpumask *m) |
174 | { | |
175 | struct irq_desc *desc = irq_to_desc(irq); | |
176 | unsigned long flags; | |
177 | ||
178 | if (!desc) | |
179 | return -EINVAL; | |
180 | ||
181 | raw_spin_lock_irqsave(&desc->lock, flags); | |
182 | desc->affinity_hint = m; | |
183 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
184 | ||
185 | return 0; | |
186 | } | |
187 | EXPORT_SYMBOL_GPL(irq_set_affinity_hint); | |
188 | ||
cd7eab44 BH |
189 | static void irq_affinity_notify(struct work_struct *work) |
190 | { | |
191 | struct irq_affinity_notify *notify = | |
192 | container_of(work, struct irq_affinity_notify, work); | |
193 | struct irq_desc *desc = irq_to_desc(notify->irq); | |
194 | cpumask_var_t cpumask; | |
195 | unsigned long flags; | |
196 | ||
1fa46f1f | 197 | if (!desc || !alloc_cpumask_var(&cpumask, GFP_KERNEL)) |
cd7eab44 BH |
198 | goto out; |
199 | ||
200 | raw_spin_lock_irqsave(&desc->lock, flags); | |
1fa46f1f TG |
201 | if (irq_move_pending(desc)) |
202 | irq_get_pending(cpumask, desc); | |
cd7eab44 | 203 | else |
1fb0ef31 | 204 | cpumask_copy(cpumask, desc->irq_data.affinity); |
cd7eab44 BH |
205 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
206 | ||
207 | notify->notify(notify, cpumask); | |
208 | ||
209 | free_cpumask_var(cpumask); | |
210 | out: | |
211 | kref_put(¬ify->kref, notify->release); | |
212 | } | |
213 | ||
214 | /** | |
215 | * irq_set_affinity_notifier - control notification of IRQ affinity changes | |
216 | * @irq: Interrupt for which to enable/disable notification | |
217 | * @notify: Context for notification, or %NULL to disable | |
218 | * notification. Function pointers must be initialised; | |
219 | * the other fields will be initialised by this function. | |
220 | * | |
221 | * Must be called in process context. Notification may only be enabled | |
222 | * after the IRQ is allocated and must be disabled before the IRQ is | |
223 | * freed using free_irq(). | |
224 | */ | |
225 | int | |
226 | irq_set_affinity_notifier(unsigned int irq, struct irq_affinity_notify *notify) | |
227 | { | |
228 | struct irq_desc *desc = irq_to_desc(irq); | |
229 | struct irq_affinity_notify *old_notify; | |
230 | unsigned long flags; | |
231 | ||
232 | /* The release function is promised process context */ | |
233 | might_sleep(); | |
234 | ||
235 | if (!desc) | |
236 | return -EINVAL; | |
237 | ||
238 | /* Complete initialisation of *notify */ | |
239 | if (notify) { | |
240 | notify->irq = irq; | |
241 | kref_init(¬ify->kref); | |
242 | INIT_WORK(¬ify->work, irq_affinity_notify); | |
243 | } | |
244 | ||
245 | raw_spin_lock_irqsave(&desc->lock, flags); | |
246 | old_notify = desc->affinity_notify; | |
247 | desc->affinity_notify = notify; | |
248 | raw_spin_unlock_irqrestore(&desc->lock, flags); | |
249 | ||
250 | if (old_notify) | |
251 | kref_put(&old_notify->kref, old_notify->release); | |
252 | ||
253 | return 0; | |
254 | } | |
255 | EXPORT_SYMBOL_GPL(irq_set_affinity_notifier); | |
256 | ||
18404756 MK |
257 | #ifndef CONFIG_AUTO_IRQ_AFFINITY |
258 | /* | |
259 | * Generic version of the affinity autoselector. | |
260 | */ | |
3b8249e7 TG |
261 | static int |
262 | setup_affinity(unsigned int irq, struct irq_desc *desc, struct cpumask *mask) | |
18404756 | 263 | { |
35e857cb | 264 | struct irq_chip *chip = irq_desc_get_chip(desc); |
569bda8d | 265 | struct cpumask *set = irq_default_affinity; |
3b8249e7 | 266 | int ret; |
569bda8d | 267 | |
b008207c | 268 | /* Excludes PER_CPU and NO_BALANCE interrupts */ |
18404756 MK |
269 | if (!irq_can_set_affinity(irq)) |
270 | return 0; | |
271 | ||
f6d87f4b TG |
272 | /* |
273 | * Preserve an userspace affinity setup, but make sure that | |
274 | * one of the targets is online. | |
275 | */ | |
2bdd1055 | 276 | if (irqd_has_set(&desc->irq_data, IRQD_AFFINITY_SET)) { |
569bda8d TG |
277 | if (cpumask_intersects(desc->irq_data.affinity, |
278 | cpu_online_mask)) | |
279 | set = desc->irq_data.affinity; | |
2bdd1055 TG |
280 | else { |
281 | irq_compat_clr_affinity(desc); | |
282 | irqd_clear(&desc->irq_data, IRQD_AFFINITY_SET); | |
283 | } | |
f6d87f4b | 284 | } |
18404756 | 285 | |
3b8249e7 TG |
286 | cpumask_and(mask, cpu_online_mask, set); |
287 | ret = chip->irq_set_affinity(&desc->irq_data, mask, false); | |
288 | switch (ret) { | |
289 | case IRQ_SET_MASK_OK: | |
290 | cpumask_copy(desc->irq_data.affinity, mask); | |
291 | case IRQ_SET_MASK_OK_NOCOPY: | |
292 | irq_set_thread_affinity(desc); | |
293 | } | |
18404756 MK |
294 | return 0; |
295 | } | |
f6d87f4b | 296 | #else |
3b8249e7 TG |
297 | static inline int |
298 | setup_affinity(unsigned int irq, struct irq_desc *d, struct cpumask *mask) | |
f6d87f4b TG |
299 | { |
300 | return irq_select_affinity(irq); | |
301 | } | |
18404756 MK |
302 | #endif |
303 | ||
f6d87f4b TG |
304 | /* |
305 | * Called when affinity is set via /proc/irq | |
306 | */ | |
3b8249e7 | 307 | int irq_select_affinity_usr(unsigned int irq, struct cpumask *mask) |
f6d87f4b TG |
308 | { |
309 | struct irq_desc *desc = irq_to_desc(irq); | |
310 | unsigned long flags; | |
311 | int ret; | |
312 | ||
239007b8 | 313 | raw_spin_lock_irqsave(&desc->lock, flags); |
3b8249e7 | 314 | ret = setup_affinity(irq, desc, mask); |
239007b8 | 315 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
f6d87f4b TG |
316 | return ret; |
317 | } | |
318 | ||
319 | #else | |
3b8249e7 TG |
320 | static inline int |
321 | setup_affinity(unsigned int irq, struct irq_desc *desc, struct cpumask *mask) | |
f6d87f4b TG |
322 | { |
323 | return 0; | |
324 | } | |
1da177e4 LT |
325 | #endif |
326 | ||
0a0c5168 RW |
327 | void __disable_irq(struct irq_desc *desc, unsigned int irq, bool suspend) |
328 | { | |
329 | if (suspend) { | |
685fd0b4 | 330 | if (!desc->action || (desc->action->flags & IRQF_NO_SUSPEND)) |
0a0c5168 | 331 | return; |
c531e836 | 332 | desc->istate |= IRQS_SUSPENDED; |
0a0c5168 RW |
333 | } |
334 | ||
3aae994f | 335 | if (!desc->depth++) |
87923470 | 336 | irq_disable(desc); |
0a0c5168 RW |
337 | } |
338 | ||
1da177e4 LT |
339 | /** |
340 | * disable_irq_nosync - disable an irq without waiting | |
341 | * @irq: Interrupt to disable | |
342 | * | |
343 | * Disable the selected interrupt line. Disables and Enables are | |
344 | * nested. | |
345 | * Unlike disable_irq(), this function does not ensure existing | |
346 | * instances of the IRQ handler have completed before returning. | |
347 | * | |
348 | * This function may be called from IRQ context. | |
349 | */ | |
350 | void disable_irq_nosync(unsigned int irq) | |
351 | { | |
d3c60047 | 352 | struct irq_desc *desc = irq_to_desc(irq); |
1da177e4 LT |
353 | unsigned long flags; |
354 | ||
7d94f7ca | 355 | if (!desc) |
c2b5a251 MW |
356 | return; |
357 | ||
3876ec9e | 358 | chip_bus_lock(desc); |
239007b8 | 359 | raw_spin_lock_irqsave(&desc->lock, flags); |
0a0c5168 | 360 | __disable_irq(desc, irq, false); |
239007b8 | 361 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
3876ec9e | 362 | chip_bus_sync_unlock(desc); |
1da177e4 | 363 | } |
1da177e4 LT |
364 | EXPORT_SYMBOL(disable_irq_nosync); |
365 | ||
366 | /** | |
367 | * disable_irq - disable an irq and wait for completion | |
368 | * @irq: Interrupt to disable | |
369 | * | |
370 | * Disable the selected interrupt line. Enables and Disables are | |
371 | * nested. | |
372 | * This function waits for any pending IRQ handlers for this interrupt | |
373 | * to complete before returning. If you use this function while | |
374 | * holding a resource the IRQ handler may need you will deadlock. | |
375 | * | |
376 | * This function may be called - with care - from IRQ context. | |
377 | */ | |
378 | void disable_irq(unsigned int irq) | |
379 | { | |
d3c60047 | 380 | struct irq_desc *desc = irq_to_desc(irq); |
1da177e4 | 381 | |
7d94f7ca | 382 | if (!desc) |
c2b5a251 MW |
383 | return; |
384 | ||
1da177e4 LT |
385 | disable_irq_nosync(irq); |
386 | if (desc->action) | |
387 | synchronize_irq(irq); | |
388 | } | |
1da177e4 LT |
389 | EXPORT_SYMBOL(disable_irq); |
390 | ||
0a0c5168 | 391 | void __enable_irq(struct irq_desc *desc, unsigned int irq, bool resume) |
1adb0850 | 392 | { |
dc5f219e | 393 | if (resume) { |
c531e836 | 394 | if (!(desc->istate & IRQS_SUSPENDED)) { |
dc5f219e TG |
395 | if (!desc->action) |
396 | return; | |
397 | if (!(desc->action->flags & IRQF_FORCE_RESUME)) | |
398 | return; | |
399 | /* Pretend that it got disabled ! */ | |
400 | desc->depth++; | |
401 | } | |
c531e836 | 402 | desc->istate &= ~IRQS_SUSPENDED; |
dc5f219e | 403 | } |
0a0c5168 | 404 | |
1adb0850 TG |
405 | switch (desc->depth) { |
406 | case 0: | |
0a0c5168 | 407 | err_out: |
b8c512f6 | 408 | WARN(1, KERN_WARNING "Unbalanced enable for IRQ %d\n", irq); |
1adb0850 TG |
409 | break; |
410 | case 1: { | |
c531e836 | 411 | if (desc->istate & IRQS_SUSPENDED) |
0a0c5168 | 412 | goto err_out; |
1adb0850 | 413 | /* Prevent probing on this irq: */ |
1ccb4e61 | 414 | irq_settings_set_noprobe(desc); |
3aae994f | 415 | irq_enable(desc); |
1adb0850 TG |
416 | check_irq_resend(desc, irq); |
417 | /* fall-through */ | |
418 | } | |
419 | default: | |
420 | desc->depth--; | |
421 | } | |
422 | } | |
423 | ||
1da177e4 LT |
424 | /** |
425 | * enable_irq - enable handling of an irq | |
426 | * @irq: Interrupt to enable | |
427 | * | |
428 | * Undoes the effect of one call to disable_irq(). If this | |
429 | * matches the last disable, processing of interrupts on this | |
430 | * IRQ line is re-enabled. | |
431 | * | |
70aedd24 | 432 | * This function may be called from IRQ context only when |
6b8ff312 | 433 | * desc->irq_data.chip->bus_lock and desc->chip->bus_sync_unlock are NULL ! |
1da177e4 LT |
434 | */ |
435 | void enable_irq(unsigned int irq) | |
436 | { | |
d3c60047 | 437 | struct irq_desc *desc = irq_to_desc(irq); |
1da177e4 LT |
438 | unsigned long flags; |
439 | ||
7d94f7ca | 440 | if (!desc) |
c2b5a251 MW |
441 | return; |
442 | ||
50f7c032 TG |
443 | if (WARN(!desc->irq_data.chip, |
444 | KERN_ERR "enable_irq before setup/request_irq: irq %u\n", irq)) | |
2656c366 TG |
445 | return; |
446 | ||
3876ec9e | 447 | chip_bus_lock(desc); |
239007b8 | 448 | raw_spin_lock_irqsave(&desc->lock, flags); |
0a0c5168 | 449 | __enable_irq(desc, irq, false); |
239007b8 | 450 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
3876ec9e | 451 | chip_bus_sync_unlock(desc); |
1da177e4 | 452 | } |
1da177e4 LT |
453 | EXPORT_SYMBOL(enable_irq); |
454 | ||
0c5d1eb7 | 455 | static int set_irq_wake_real(unsigned int irq, unsigned int on) |
2db87321 | 456 | { |
08678b08 | 457 | struct irq_desc *desc = irq_to_desc(irq); |
2db87321 UKK |
458 | int ret = -ENXIO; |
459 | ||
2f7e99bb TG |
460 | if (desc->irq_data.chip->irq_set_wake) |
461 | ret = desc->irq_data.chip->irq_set_wake(&desc->irq_data, on); | |
2db87321 UKK |
462 | |
463 | return ret; | |
464 | } | |
465 | ||
ba9a2331 | 466 | /** |
a0cd9ca2 | 467 | * irq_set_irq_wake - control irq power management wakeup |
ba9a2331 TG |
468 | * @irq: interrupt to control |
469 | * @on: enable/disable power management wakeup | |
470 | * | |
15a647eb DB |
471 | * Enable/disable power management wakeup mode, which is |
472 | * disabled by default. Enables and disables must match, | |
473 | * just as they match for non-wakeup mode support. | |
474 | * | |
475 | * Wakeup mode lets this IRQ wake the system from sleep | |
476 | * states like "suspend to RAM". | |
ba9a2331 | 477 | */ |
a0cd9ca2 | 478 | int irq_set_irq_wake(unsigned int irq, unsigned int on) |
ba9a2331 | 479 | { |
08678b08 | 480 | struct irq_desc *desc = irq_to_desc(irq); |
ba9a2331 | 481 | unsigned long flags; |
2db87321 | 482 | int ret = 0; |
ba9a2331 | 483 | |
15a647eb DB |
484 | /* wakeup-capable irqs can be shared between drivers that |
485 | * don't need to have the same sleep mode behaviors. | |
486 | */ | |
43abe43c | 487 | chip_bus_lock(desc); |
239007b8 | 488 | raw_spin_lock_irqsave(&desc->lock, flags); |
15a647eb | 489 | if (on) { |
2db87321 UKK |
490 | if (desc->wake_depth++ == 0) { |
491 | ret = set_irq_wake_real(irq, on); | |
492 | if (ret) | |
493 | desc->wake_depth = 0; | |
494 | else | |
6d2cd17f | 495 | desc->istate |= IRQS_WAKEUP; |
2db87321 | 496 | } |
15a647eb DB |
497 | } else { |
498 | if (desc->wake_depth == 0) { | |
7a2c4770 | 499 | WARN(1, "Unbalanced IRQ %d wake disable\n", irq); |
2db87321 UKK |
500 | } else if (--desc->wake_depth == 0) { |
501 | ret = set_irq_wake_real(irq, on); | |
502 | if (ret) | |
503 | desc->wake_depth = 1; | |
504 | else | |
6d2cd17f | 505 | desc->istate &= ~IRQS_WAKEUP; |
2db87321 | 506 | } |
15a647eb | 507 | } |
2db87321 | 508 | |
239007b8 | 509 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
43abe43c | 510 | chip_bus_sync_unlock(desc); |
ba9a2331 TG |
511 | return ret; |
512 | } | |
a0cd9ca2 | 513 | EXPORT_SYMBOL(irq_set_irq_wake); |
ba9a2331 | 514 | |
1da177e4 LT |
515 | /* |
516 | * Internal function that tells the architecture code whether a | |
517 | * particular irq has been exclusively allocated or is available | |
518 | * for driver use. | |
519 | */ | |
520 | int can_request_irq(unsigned int irq, unsigned long irqflags) | |
521 | { | |
d3c60047 | 522 | struct irq_desc *desc = irq_to_desc(irq); |
1da177e4 | 523 | struct irqaction *action; |
cc8c3b78 | 524 | unsigned long flags; |
1da177e4 | 525 | |
7d94f7ca YL |
526 | if (!desc) |
527 | return 0; | |
528 | ||
1ccb4e61 | 529 | if (!irq_settings_can_request(desc)) |
1da177e4 LT |
530 | return 0; |
531 | ||
cc8c3b78 | 532 | raw_spin_lock_irqsave(&desc->lock, flags); |
08678b08 | 533 | action = desc->action; |
1da177e4 | 534 | if (action) |
3cca53b0 | 535 | if (irqflags & action->flags & IRQF_SHARED) |
1da177e4 LT |
536 | action = NULL; |
537 | ||
cc8c3b78 TG |
538 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
539 | ||
1da177e4 LT |
540 | return !action; |
541 | } | |
542 | ||
6a6de9ef TG |
543 | void compat_irq_chip_set_default_handler(struct irq_desc *desc) |
544 | { | |
545 | /* | |
546 | * If the architecture still has not overriden | |
547 | * the flow handler then zap the default. This | |
548 | * should catch incorrect flow-type setting. | |
549 | */ | |
550 | if (desc->handle_irq == &handle_bad_irq) | |
551 | desc->handle_irq = NULL; | |
552 | } | |
553 | ||
0c5d1eb7 | 554 | int __irq_set_trigger(struct irq_desc *desc, unsigned int irq, |
b2ba2c30 | 555 | unsigned long flags) |
82736f4d UKK |
556 | { |
557 | int ret; | |
6b8ff312 | 558 | struct irq_chip *chip = desc->irq_data.chip; |
82736f4d | 559 | |
b2ba2c30 | 560 | if (!chip || !chip->irq_set_type) { |
82736f4d UKK |
561 | /* |
562 | * IRQF_TRIGGER_* but the PIC does not support multiple | |
563 | * flow-types? | |
564 | */ | |
3ff68a6a | 565 | pr_debug("No set_type function for IRQ %d (%s)\n", irq, |
82736f4d UKK |
566 | chip ? (chip->name ? : "unknown") : "unknown"); |
567 | return 0; | |
568 | } | |
569 | ||
876dbd4c | 570 | flags &= IRQ_TYPE_SENSE_MASK; |
f2b662da | 571 | /* caller masked out all except trigger mode flags */ |
b2ba2c30 | 572 | ret = chip->irq_set_type(&desc->irq_data, flags); |
82736f4d | 573 | |
876dbd4c TG |
574 | switch (ret) { |
575 | case IRQ_SET_MASK_OK: | |
576 | irqd_clear(&desc->irq_data, IRQD_TRIGGER_MASK); | |
577 | irqd_set(&desc->irq_data, flags); | |
578 | ||
579 | case IRQ_SET_MASK_OK_NOCOPY: | |
580 | flags = irqd_get_trigger_type(&desc->irq_data); | |
581 | irq_settings_set_trigger_mask(desc, flags); | |
582 | irqd_clear(&desc->irq_data, IRQD_LEVEL); | |
583 | irq_settings_clr_level(desc); | |
584 | if (flags & IRQ_TYPE_LEVEL_MASK) { | |
585 | irq_settings_set_level(desc); | |
586 | irqd_set(&desc->irq_data, IRQD_LEVEL); | |
587 | } | |
46732475 | 588 | |
6b8ff312 TG |
589 | if (chip != desc->irq_data.chip) |
590 | irq_chip_set_defaults(desc->irq_data.chip); | |
876dbd4c TG |
591 | return 0; |
592 | default: | |
593 | pr_err("setting trigger mode %lu for irq %u failed (%pF)\n", | |
594 | flags, irq, chip->irq_set_type); | |
0c5d1eb7 | 595 | } |
82736f4d UKK |
596 | return ret; |
597 | } | |
598 | ||
b25c340c TG |
599 | /* |
600 | * Default primary interrupt handler for threaded interrupts. Is | |
601 | * assigned as primary handler when request_threaded_irq is called | |
602 | * with handler == NULL. Useful for oneshot interrupts. | |
603 | */ | |
604 | static irqreturn_t irq_default_primary_handler(int irq, void *dev_id) | |
605 | { | |
606 | return IRQ_WAKE_THREAD; | |
607 | } | |
608 | ||
399b5da2 TG |
609 | /* |
610 | * Primary handler for nested threaded interrupts. Should never be | |
611 | * called. | |
612 | */ | |
613 | static irqreturn_t irq_nested_primary_handler(int irq, void *dev_id) | |
614 | { | |
615 | WARN(1, "Primary handler called for nested irq %d\n", irq); | |
616 | return IRQ_NONE; | |
617 | } | |
618 | ||
3aa551c9 TG |
619 | static int irq_wait_for_interrupt(struct irqaction *action) |
620 | { | |
621 | while (!kthread_should_stop()) { | |
622 | set_current_state(TASK_INTERRUPTIBLE); | |
f48fe81e TG |
623 | |
624 | if (test_and_clear_bit(IRQTF_RUNTHREAD, | |
625 | &action->thread_flags)) { | |
3aa551c9 TG |
626 | __set_current_state(TASK_RUNNING); |
627 | return 0; | |
f48fe81e TG |
628 | } |
629 | schedule(); | |
3aa551c9 TG |
630 | } |
631 | return -1; | |
632 | } | |
633 | ||
b25c340c TG |
634 | /* |
635 | * Oneshot interrupts keep the irq line masked until the threaded | |
636 | * handler finished. unmask if the interrupt has not been disabled and | |
637 | * is marked MASKED. | |
638 | */ | |
639 | static void irq_finalize_oneshot(unsigned int irq, struct irq_desc *desc) | |
640 | { | |
0b1adaa0 | 641 | again: |
3876ec9e | 642 | chip_bus_lock(desc); |
239007b8 | 643 | raw_spin_lock_irq(&desc->lock); |
0b1adaa0 TG |
644 | |
645 | /* | |
646 | * Implausible though it may be we need to protect us against | |
647 | * the following scenario: | |
648 | * | |
649 | * The thread is faster done than the hard interrupt handler | |
650 | * on the other CPU. If we unmask the irq line then the | |
651 | * interrupt can come in again and masks the line, leaves due | |
009b4c3b | 652 | * to IRQS_INPROGRESS and the irq line is masked forever. |
0b1adaa0 | 653 | */ |
009b4c3b | 654 | if (unlikely(desc->istate & IRQS_INPROGRESS)) { |
0b1adaa0 | 655 | raw_spin_unlock_irq(&desc->lock); |
3876ec9e | 656 | chip_bus_sync_unlock(desc); |
0b1adaa0 TG |
657 | cpu_relax(); |
658 | goto again; | |
659 | } | |
660 | ||
6e40262e TG |
661 | if (!(desc->istate & IRQS_DISABLED) && (desc->istate & IRQS_MASKED)) { |
662 | irq_compat_clr_masked(desc); | |
663 | desc->istate &= ~IRQS_MASKED; | |
0eda58b7 | 664 | desc->irq_data.chip->irq_unmask(&desc->irq_data); |
b25c340c | 665 | } |
239007b8 | 666 | raw_spin_unlock_irq(&desc->lock); |
3876ec9e | 667 | chip_bus_sync_unlock(desc); |
b25c340c TG |
668 | } |
669 | ||
61f38261 | 670 | #ifdef CONFIG_SMP |
591d2fb0 TG |
671 | /* |
672 | * Check whether we need to change the affinity of the interrupt thread. | |
673 | */ | |
674 | static void | |
675 | irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action) | |
676 | { | |
677 | cpumask_var_t mask; | |
678 | ||
679 | if (!test_and_clear_bit(IRQTF_AFFINITY, &action->thread_flags)) | |
680 | return; | |
681 | ||
682 | /* | |
683 | * In case we are out of memory we set IRQTF_AFFINITY again and | |
684 | * try again next time | |
685 | */ | |
686 | if (!alloc_cpumask_var(&mask, GFP_KERNEL)) { | |
687 | set_bit(IRQTF_AFFINITY, &action->thread_flags); | |
688 | return; | |
689 | } | |
690 | ||
239007b8 | 691 | raw_spin_lock_irq(&desc->lock); |
6b8ff312 | 692 | cpumask_copy(mask, desc->irq_data.affinity); |
239007b8 | 693 | raw_spin_unlock_irq(&desc->lock); |
591d2fb0 TG |
694 | |
695 | set_cpus_allowed_ptr(current, mask); | |
696 | free_cpumask_var(mask); | |
697 | } | |
61f38261 BP |
698 | #else |
699 | static inline void | |
700 | irq_thread_check_affinity(struct irq_desc *desc, struct irqaction *action) { } | |
701 | #endif | |
591d2fb0 | 702 | |
3aa551c9 TG |
703 | /* |
704 | * Interrupt handler thread | |
705 | */ | |
706 | static int irq_thread(void *data) | |
707 | { | |
c9b5f501 | 708 | static const struct sched_param param = { |
fe7de49f KM |
709 | .sched_priority = MAX_USER_RT_PRIO/2, |
710 | }; | |
3aa551c9 TG |
711 | struct irqaction *action = data; |
712 | struct irq_desc *desc = irq_to_desc(action->irq); | |
3d67baec | 713 | int wake, oneshot = desc->istate & IRQS_ONESHOT; |
3aa551c9 TG |
714 | |
715 | sched_setscheduler(current, SCHED_FIFO, ¶m); | |
716 | current->irqaction = action; | |
717 | ||
718 | while (!irq_wait_for_interrupt(action)) { | |
719 | ||
591d2fb0 TG |
720 | irq_thread_check_affinity(desc, action); |
721 | ||
3aa551c9 TG |
722 | atomic_inc(&desc->threads_active); |
723 | ||
239007b8 | 724 | raw_spin_lock_irq(&desc->lock); |
c1594b77 | 725 | if (unlikely(desc->istate & IRQS_DISABLED)) { |
3aa551c9 TG |
726 | /* |
727 | * CHECKME: We might need a dedicated | |
728 | * IRQ_THREAD_PENDING flag here, which | |
729 | * retriggers the thread in check_irq_resend() | |
2a0d6fb3 | 730 | * but AFAICT IRQS_PENDING should be fine as it |
3aa551c9 TG |
731 | * retriggers the interrupt itself --- tglx |
732 | */ | |
2a0d6fb3 TG |
733 | irq_compat_set_pending(desc); |
734 | desc->istate |= IRQS_PENDING; | |
239007b8 | 735 | raw_spin_unlock_irq(&desc->lock); |
3aa551c9 | 736 | } else { |
239007b8 | 737 | raw_spin_unlock_irq(&desc->lock); |
3aa551c9 TG |
738 | |
739 | action->thread_fn(action->irq, action->dev_id); | |
b25c340c TG |
740 | |
741 | if (oneshot) | |
742 | irq_finalize_oneshot(action->irq, desc); | |
3aa551c9 TG |
743 | } |
744 | ||
745 | wake = atomic_dec_and_test(&desc->threads_active); | |
746 | ||
747 | if (wake && waitqueue_active(&desc->wait_for_threads)) | |
748 | wake_up(&desc->wait_for_threads); | |
749 | } | |
750 | ||
751 | /* | |
752 | * Clear irqaction. Otherwise exit_irq_thread() would make | |
753 | * fuzz about an active irq thread going into nirvana. | |
754 | */ | |
755 | current->irqaction = NULL; | |
756 | return 0; | |
757 | } | |
758 | ||
759 | /* | |
760 | * Called from do_exit() | |
761 | */ | |
762 | void exit_irq_thread(void) | |
763 | { | |
764 | struct task_struct *tsk = current; | |
765 | ||
766 | if (!tsk->irqaction) | |
767 | return; | |
768 | ||
769 | printk(KERN_ERR | |
770 | "exiting task \"%s\" (%d) is an active IRQ thread (irq %d)\n", | |
771 | tsk->comm ? tsk->comm : "", tsk->pid, tsk->irqaction->irq); | |
772 | ||
773 | /* | |
774 | * Set the THREAD DIED flag to prevent further wakeups of the | |
775 | * soon to be gone threaded handler. | |
776 | */ | |
777 | set_bit(IRQTF_DIED, &tsk->irqaction->flags); | |
778 | } | |
779 | ||
1da177e4 LT |
780 | /* |
781 | * Internal function to register an irqaction - typically used to | |
782 | * allocate special interrupts that are part of the architecture. | |
783 | */ | |
d3c60047 | 784 | static int |
327ec569 | 785 | __setup_irq(unsigned int irq, struct irq_desc *desc, struct irqaction *new) |
1da177e4 | 786 | { |
f17c7545 | 787 | struct irqaction *old, **old_ptr; |
8b126b77 | 788 | const char *old_name = NULL; |
1da177e4 | 789 | unsigned long flags; |
3b8249e7 TG |
790 | int ret, nested, shared = 0; |
791 | cpumask_var_t mask; | |
1da177e4 | 792 | |
7d94f7ca | 793 | if (!desc) |
c2b5a251 MW |
794 | return -EINVAL; |
795 | ||
6b8ff312 | 796 | if (desc->irq_data.chip == &no_irq_chip) |
1da177e4 LT |
797 | return -ENOSYS; |
798 | /* | |
799 | * Some drivers like serial.c use request_irq() heavily, | |
800 | * so we have to be careful not to interfere with a | |
801 | * running system. | |
802 | */ | |
3cca53b0 | 803 | if (new->flags & IRQF_SAMPLE_RANDOM) { |
1da177e4 LT |
804 | /* |
805 | * This function might sleep, we want to call it first, | |
806 | * outside of the atomic block. | |
807 | * Yes, this might clear the entropy pool if the wrong | |
808 | * driver is attempted to be loaded, without actually | |
809 | * installing a new handler, but is this really a problem, | |
810 | * only the sysadmin is able to do this. | |
811 | */ | |
812 | rand_initialize_irq(irq); | |
813 | } | |
814 | ||
b25c340c TG |
815 | /* Oneshot interrupts are not allowed with shared */ |
816 | if ((new->flags & IRQF_ONESHOT) && (new->flags & IRQF_SHARED)) | |
817 | return -EINVAL; | |
818 | ||
3aa551c9 | 819 | /* |
399b5da2 TG |
820 | * Check whether the interrupt nests into another interrupt |
821 | * thread. | |
822 | */ | |
1ccb4e61 | 823 | nested = irq_settings_is_nested_thread(desc); |
399b5da2 TG |
824 | if (nested) { |
825 | if (!new->thread_fn) | |
826 | return -EINVAL; | |
827 | /* | |
828 | * Replace the primary handler which was provided from | |
829 | * the driver for non nested interrupt handling by the | |
830 | * dummy function which warns when called. | |
831 | */ | |
832 | new->handler = irq_nested_primary_handler; | |
833 | } | |
834 | ||
3aa551c9 | 835 | /* |
399b5da2 TG |
836 | * Create a handler thread when a thread function is supplied |
837 | * and the interrupt does not nest into another interrupt | |
838 | * thread. | |
3aa551c9 | 839 | */ |
399b5da2 | 840 | if (new->thread_fn && !nested) { |
3aa551c9 TG |
841 | struct task_struct *t; |
842 | ||
843 | t = kthread_create(irq_thread, new, "irq/%d-%s", irq, | |
844 | new->name); | |
845 | if (IS_ERR(t)) | |
846 | return PTR_ERR(t); | |
847 | /* | |
848 | * We keep the reference to the task struct even if | |
849 | * the thread dies to avoid that the interrupt code | |
850 | * references an already freed task_struct. | |
851 | */ | |
852 | get_task_struct(t); | |
853 | new->thread = t; | |
3aa551c9 TG |
854 | } |
855 | ||
3b8249e7 TG |
856 | if (!alloc_cpumask_var(&mask, GFP_KERNEL)) { |
857 | ret = -ENOMEM; | |
858 | goto out_thread; | |
859 | } | |
860 | ||
1da177e4 LT |
861 | /* |
862 | * The following block of code has to be executed atomically | |
863 | */ | |
239007b8 | 864 | raw_spin_lock_irqsave(&desc->lock, flags); |
f17c7545 IM |
865 | old_ptr = &desc->action; |
866 | old = *old_ptr; | |
06fcb0c6 | 867 | if (old) { |
e76de9f8 TG |
868 | /* |
869 | * Can't share interrupts unless both agree to and are | |
870 | * the same type (level, edge, polarity). So both flag | |
3cca53b0 | 871 | * fields must have IRQF_SHARED set and the bits which |
e76de9f8 TG |
872 | * set the trigger type must match. |
873 | */ | |
3cca53b0 | 874 | if (!((old->flags & new->flags) & IRQF_SHARED) || |
8b126b77 AM |
875 | ((old->flags ^ new->flags) & IRQF_TRIGGER_MASK)) { |
876 | old_name = old->name; | |
f5163427 | 877 | goto mismatch; |
8b126b77 | 878 | } |
f5163427 | 879 | |
f5163427 | 880 | /* All handlers must agree on per-cpuness */ |
3cca53b0 TG |
881 | if ((old->flags & IRQF_PERCPU) != |
882 | (new->flags & IRQF_PERCPU)) | |
f5163427 | 883 | goto mismatch; |
1da177e4 LT |
884 | |
885 | /* add new interrupt at end of irq queue */ | |
886 | do { | |
f17c7545 IM |
887 | old_ptr = &old->next; |
888 | old = *old_ptr; | |
1da177e4 LT |
889 | } while (old); |
890 | shared = 1; | |
891 | } | |
892 | ||
1da177e4 | 893 | if (!shared) { |
6b8ff312 | 894 | irq_chip_set_defaults(desc->irq_data.chip); |
e76de9f8 | 895 | |
3aa551c9 TG |
896 | init_waitqueue_head(&desc->wait_for_threads); |
897 | ||
e76de9f8 | 898 | /* Setup the type (level, edge polarity) if configured: */ |
3cca53b0 | 899 | if (new->flags & IRQF_TRIGGER_MASK) { |
f2b662da DB |
900 | ret = __irq_set_trigger(desc, irq, |
901 | new->flags & IRQF_TRIGGER_MASK); | |
82736f4d | 902 | |
3aa551c9 | 903 | if (ret) |
3b8249e7 | 904 | goto out_mask; |
e76de9f8 TG |
905 | } else |
906 | compat_irq_chip_set_default_handler(desc); | |
6a6de9ef | 907 | |
009b4c3b | 908 | desc->istate &= ~(IRQS_AUTODETECT | IRQS_SPURIOUS_DISABLED | \ |
163ef309 TG |
909 | IRQS_INPROGRESS | IRQS_ONESHOT | \ |
910 | IRQS_WAITING); | |
94d39e1f | 911 | |
a005677b TG |
912 | if (new->flags & IRQF_PERCPU) { |
913 | irqd_set(&desc->irq_data, IRQD_PER_CPU); | |
914 | irq_settings_set_per_cpu(desc); | |
915 | } | |
6a58fb3b | 916 | |
b25c340c | 917 | if (new->flags & IRQF_ONESHOT) |
3d67baec | 918 | desc->istate |= IRQS_ONESHOT; |
b25c340c | 919 | |
1ccb4e61 | 920 | if (irq_settings_can_autoenable(desc)) |
46999238 TG |
921 | irq_startup(desc); |
922 | else | |
e76de9f8 TG |
923 | /* Undo nested disables: */ |
924 | desc->depth = 1; | |
18404756 | 925 | |
612e3684 | 926 | /* Exclude IRQ from balancing if requested */ |
a005677b TG |
927 | if (new->flags & IRQF_NOBALANCING) { |
928 | irq_settings_set_no_balancing(desc); | |
929 | irqd_set(&desc->irq_data, IRQD_NO_BALANCING); | |
930 | } | |
612e3684 | 931 | |
18404756 | 932 | /* Set default affinity mask once everything is setup */ |
3b8249e7 | 933 | setup_affinity(irq, desc, mask); |
0c5d1eb7 | 934 | |
876dbd4c TG |
935 | } else if (new->flags & IRQF_TRIGGER_MASK) { |
936 | unsigned int nmsk = new->flags & IRQF_TRIGGER_MASK; | |
937 | unsigned int omsk = irq_settings_get_trigger_mask(desc); | |
938 | ||
939 | if (nmsk != omsk) | |
940 | /* hope the handler works with current trigger mode */ | |
941 | pr_warning("IRQ %d uses trigger mode %u; requested %u\n", | |
942 | irq, nmsk, omsk); | |
1da177e4 | 943 | } |
82736f4d | 944 | |
69ab8494 | 945 | new->irq = irq; |
f17c7545 | 946 | *old_ptr = new; |
82736f4d | 947 | |
8528b0f1 LT |
948 | /* Reset broken irq detection when installing new handler */ |
949 | desc->irq_count = 0; | |
950 | desc->irqs_unhandled = 0; | |
1adb0850 TG |
951 | |
952 | /* | |
953 | * Check whether we disabled the irq via the spurious handler | |
954 | * before. Reenable it and give it another chance. | |
955 | */ | |
7acdd53e TG |
956 | if (shared && (desc->istate & IRQS_SPURIOUS_DISABLED)) { |
957 | desc->istate &= ~IRQS_SPURIOUS_DISABLED; | |
0a0c5168 | 958 | __enable_irq(desc, irq, false); |
1adb0850 TG |
959 | } |
960 | ||
239007b8 | 961 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
1da177e4 | 962 | |
69ab8494 TG |
963 | /* |
964 | * Strictly no need to wake it up, but hung_task complains | |
965 | * when no hard interrupt wakes the thread up. | |
966 | */ | |
967 | if (new->thread) | |
968 | wake_up_process(new->thread); | |
969 | ||
2c6927a3 | 970 | register_irq_proc(irq, desc); |
1da177e4 LT |
971 | new->dir = NULL; |
972 | register_handler_proc(irq, new); | |
973 | ||
974 | return 0; | |
f5163427 DS |
975 | |
976 | mismatch: | |
3f050447 | 977 | #ifdef CONFIG_DEBUG_SHIRQ |
3cca53b0 | 978 | if (!(new->flags & IRQF_PROBE_SHARED)) { |
e8c4b9d0 | 979 | printk(KERN_ERR "IRQ handler type mismatch for IRQ %d\n", irq); |
8b126b77 AM |
980 | if (old_name) |
981 | printk(KERN_ERR "current handler: %s\n", old_name); | |
13e87ec6 AM |
982 | dump_stack(); |
983 | } | |
3f050447 | 984 | #endif |
3aa551c9 TG |
985 | ret = -EBUSY; |
986 | ||
3b8249e7 TG |
987 | out_mask: |
988 | free_cpumask_var(mask); | |
989 | ||
3aa551c9 | 990 | out_thread: |
239007b8 | 991 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
3aa551c9 TG |
992 | if (new->thread) { |
993 | struct task_struct *t = new->thread; | |
994 | ||
995 | new->thread = NULL; | |
996 | if (likely(!test_bit(IRQTF_DIED, &new->thread_flags))) | |
997 | kthread_stop(t); | |
998 | put_task_struct(t); | |
999 | } | |
1000 | return ret; | |
1da177e4 LT |
1001 | } |
1002 | ||
d3c60047 TG |
1003 | /** |
1004 | * setup_irq - setup an interrupt | |
1005 | * @irq: Interrupt line to setup | |
1006 | * @act: irqaction for the interrupt | |
1007 | * | |
1008 | * Used to statically setup interrupts in the early boot process. | |
1009 | */ | |
1010 | int setup_irq(unsigned int irq, struct irqaction *act) | |
1011 | { | |
986c011d | 1012 | int retval; |
d3c60047 TG |
1013 | struct irq_desc *desc = irq_to_desc(irq); |
1014 | ||
986c011d DD |
1015 | chip_bus_lock(desc); |
1016 | retval = __setup_irq(irq, desc, act); | |
1017 | chip_bus_sync_unlock(desc); | |
1018 | ||
1019 | return retval; | |
d3c60047 | 1020 | } |
eb53b4e8 | 1021 | EXPORT_SYMBOL_GPL(setup_irq); |
d3c60047 | 1022 | |
cbf94f06 MD |
1023 | /* |
1024 | * Internal function to unregister an irqaction - used to free | |
1025 | * regular and special interrupts that are part of the architecture. | |
1da177e4 | 1026 | */ |
cbf94f06 | 1027 | static struct irqaction *__free_irq(unsigned int irq, void *dev_id) |
1da177e4 | 1028 | { |
d3c60047 | 1029 | struct irq_desc *desc = irq_to_desc(irq); |
f17c7545 | 1030 | struct irqaction *action, **action_ptr; |
1da177e4 LT |
1031 | unsigned long flags; |
1032 | ||
ae88a23b | 1033 | WARN(in_interrupt(), "Trying to free IRQ %d from IRQ context!\n", irq); |
7d94f7ca | 1034 | |
7d94f7ca | 1035 | if (!desc) |
f21cfb25 | 1036 | return NULL; |
1da177e4 | 1037 | |
239007b8 | 1038 | raw_spin_lock_irqsave(&desc->lock, flags); |
ae88a23b IM |
1039 | |
1040 | /* | |
1041 | * There can be multiple actions per IRQ descriptor, find the right | |
1042 | * one based on the dev_id: | |
1043 | */ | |
f17c7545 | 1044 | action_ptr = &desc->action; |
1da177e4 | 1045 | for (;;) { |
f17c7545 | 1046 | action = *action_ptr; |
1da177e4 | 1047 | |
ae88a23b IM |
1048 | if (!action) { |
1049 | WARN(1, "Trying to free already-free IRQ %d\n", irq); | |
239007b8 | 1050 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
1da177e4 | 1051 | |
f21cfb25 | 1052 | return NULL; |
ae88a23b | 1053 | } |
1da177e4 | 1054 | |
8316e381 IM |
1055 | if (action->dev_id == dev_id) |
1056 | break; | |
f17c7545 | 1057 | action_ptr = &action->next; |
ae88a23b | 1058 | } |
dbce706e | 1059 | |
ae88a23b | 1060 | /* Found it - now remove it from the list of entries: */ |
f17c7545 | 1061 | *action_ptr = action->next; |
ae88a23b IM |
1062 | |
1063 | /* Currently used only by UML, might disappear one day: */ | |
b77d6adc | 1064 | #ifdef CONFIG_IRQ_RELEASE_METHOD |
6b8ff312 TG |
1065 | if (desc->irq_data.chip->release) |
1066 | desc->irq_data.chip->release(irq, dev_id); | |
b77d6adc | 1067 | #endif |
dbce706e | 1068 | |
ae88a23b | 1069 | /* If this was the last handler, shut down the IRQ line: */ |
46999238 TG |
1070 | if (!desc->action) |
1071 | irq_shutdown(desc); | |
3aa551c9 | 1072 | |
e7a297b0 PWJ |
1073 | #ifdef CONFIG_SMP |
1074 | /* make sure affinity_hint is cleaned up */ | |
1075 | if (WARN_ON_ONCE(desc->affinity_hint)) | |
1076 | desc->affinity_hint = NULL; | |
1077 | #endif | |
1078 | ||
239007b8 | 1079 | raw_spin_unlock_irqrestore(&desc->lock, flags); |
ae88a23b IM |
1080 | |
1081 | unregister_handler_proc(irq, action); | |
1082 | ||
1083 | /* Make sure it's not being used on another CPU: */ | |
1084 | synchronize_irq(irq); | |
1da177e4 | 1085 | |
70edcd77 | 1086 | #ifdef CONFIG_DEBUG_SHIRQ |
ae88a23b IM |
1087 | /* |
1088 | * It's a shared IRQ -- the driver ought to be prepared for an IRQ | |
1089 | * event to happen even now it's being freed, so let's make sure that | |
1090 | * is so by doing an extra call to the handler .... | |
1091 | * | |
1092 | * ( We do this after actually deregistering it, to make sure that a | |
1093 | * 'real' IRQ doesn't run in * parallel with our fake. ) | |
1094 | */ | |
1095 | if (action->flags & IRQF_SHARED) { | |
1096 | local_irq_save(flags); | |
1097 | action->handler(irq, dev_id); | |
1098 | local_irq_restore(flags); | |
1da177e4 | 1099 | } |
ae88a23b | 1100 | #endif |
2d860ad7 LT |
1101 | |
1102 | if (action->thread) { | |
1103 | if (!test_bit(IRQTF_DIED, &action->thread_flags)) | |
1104 | kthread_stop(action->thread); | |
1105 | put_task_struct(action->thread); | |
1106 | } | |
1107 | ||
f21cfb25 MD |
1108 | return action; |
1109 | } | |
1110 | ||
cbf94f06 MD |
1111 | /** |
1112 | * remove_irq - free an interrupt | |
1113 | * @irq: Interrupt line to free | |
1114 | * @act: irqaction for the interrupt | |
1115 | * | |
1116 | * Used to remove interrupts statically setup by the early boot process. | |
1117 | */ | |
1118 | void remove_irq(unsigned int irq, struct irqaction *act) | |
1119 | { | |
1120 | __free_irq(irq, act->dev_id); | |
1121 | } | |
eb53b4e8 | 1122 | EXPORT_SYMBOL_GPL(remove_irq); |
cbf94f06 | 1123 | |
f21cfb25 MD |
1124 | /** |
1125 | * free_irq - free an interrupt allocated with request_irq | |
1126 | * @irq: Interrupt line to free | |
1127 | * @dev_id: Device identity to free | |
1128 | * | |
1129 | * Remove an interrupt handler. The handler is removed and if the | |
1130 | * interrupt line is no longer in use by any driver it is disabled. | |
1131 | * On a shared IRQ the caller must ensure the interrupt is disabled | |
1132 | * on the card it drives before calling this function. The function | |
1133 | * does not return until any executing interrupts for this IRQ | |
1134 | * have completed. | |
1135 | * | |
1136 | * This function must not be called from interrupt context. | |
1137 | */ | |
1138 | void free_irq(unsigned int irq, void *dev_id) | |
1139 | { | |
70aedd24 TG |
1140 | struct irq_desc *desc = irq_to_desc(irq); |
1141 | ||
1142 | if (!desc) | |
1143 | return; | |
1144 | ||
cd7eab44 BH |
1145 | #ifdef CONFIG_SMP |
1146 | if (WARN_ON(desc->affinity_notify)) | |
1147 | desc->affinity_notify = NULL; | |
1148 | #endif | |
1149 | ||
3876ec9e | 1150 | chip_bus_lock(desc); |
cbf94f06 | 1151 | kfree(__free_irq(irq, dev_id)); |
3876ec9e | 1152 | chip_bus_sync_unlock(desc); |
1da177e4 | 1153 | } |
1da177e4 LT |
1154 | EXPORT_SYMBOL(free_irq); |
1155 | ||
1156 | /** | |
3aa551c9 | 1157 | * request_threaded_irq - allocate an interrupt line |
1da177e4 | 1158 | * @irq: Interrupt line to allocate |
3aa551c9 TG |
1159 | * @handler: Function to be called when the IRQ occurs. |
1160 | * Primary handler for threaded interrupts | |
b25c340c TG |
1161 | * If NULL and thread_fn != NULL the default |
1162 | * primary handler is installed | |
f48fe81e TG |
1163 | * @thread_fn: Function called from the irq handler thread |
1164 | * If NULL, no irq thread is created | |
1da177e4 LT |
1165 | * @irqflags: Interrupt type flags |
1166 | * @devname: An ascii name for the claiming device | |
1167 | * @dev_id: A cookie passed back to the handler function | |
1168 | * | |
1169 | * This call allocates interrupt resources and enables the | |
1170 | * interrupt line and IRQ handling. From the point this | |
1171 | * call is made your handler function may be invoked. Since | |
1172 | * your handler function must clear any interrupt the board | |
1173 | * raises, you must take care both to initialise your hardware | |
1174 | * and to set up the interrupt handler in the right order. | |
1175 | * | |
3aa551c9 TG |
1176 | * If you want to set up a threaded irq handler for your device |
1177 | * then you need to supply @handler and @thread_fn. @handler ist | |
1178 | * still called in hard interrupt context and has to check | |
1179 | * whether the interrupt originates from the device. If yes it | |
1180 | * needs to disable the interrupt on the device and return | |
39a2eddb | 1181 | * IRQ_WAKE_THREAD which will wake up the handler thread and run |
3aa551c9 TG |
1182 | * @thread_fn. This split handler design is necessary to support |
1183 | * shared interrupts. | |
1184 | * | |
1da177e4 LT |
1185 | * Dev_id must be globally unique. Normally the address of the |
1186 | * device data structure is used as the cookie. Since the handler | |
1187 | * receives this value it makes sense to use it. | |
1188 | * | |
1189 | * If your interrupt is shared you must pass a non NULL dev_id | |
1190 | * as this is required when freeing the interrupt. | |
1191 | * | |
1192 | * Flags: | |
1193 | * | |
3cca53b0 | 1194 | * IRQF_SHARED Interrupt is shared |
3cca53b0 | 1195 | * IRQF_SAMPLE_RANDOM The interrupt can be used for entropy |
0c5d1eb7 | 1196 | * IRQF_TRIGGER_* Specify active edge(s) or level |
1da177e4 LT |
1197 | * |
1198 | */ | |
3aa551c9 TG |
1199 | int request_threaded_irq(unsigned int irq, irq_handler_t handler, |
1200 | irq_handler_t thread_fn, unsigned long irqflags, | |
1201 | const char *devname, void *dev_id) | |
1da177e4 | 1202 | { |
06fcb0c6 | 1203 | struct irqaction *action; |
08678b08 | 1204 | struct irq_desc *desc; |
d3c60047 | 1205 | int retval; |
1da177e4 LT |
1206 | |
1207 | /* | |
1208 | * Sanity-check: shared interrupts must pass in a real dev-ID, | |
1209 | * otherwise we'll have trouble later trying to figure out | |
1210 | * which interrupt is which (messes up the interrupt freeing | |
1211 | * logic etc). | |
1212 | */ | |
3cca53b0 | 1213 | if ((irqflags & IRQF_SHARED) && !dev_id) |
1da177e4 | 1214 | return -EINVAL; |
7d94f7ca | 1215 | |
cb5bc832 | 1216 | desc = irq_to_desc(irq); |
7d94f7ca | 1217 | if (!desc) |
1da177e4 | 1218 | return -EINVAL; |
7d94f7ca | 1219 | |
1ccb4e61 | 1220 | if (!irq_settings_can_request(desc)) |
6550c775 | 1221 | return -EINVAL; |
b25c340c TG |
1222 | |
1223 | if (!handler) { | |
1224 | if (!thread_fn) | |
1225 | return -EINVAL; | |
1226 | handler = irq_default_primary_handler; | |
1227 | } | |
1da177e4 | 1228 | |
45535732 | 1229 | action = kzalloc(sizeof(struct irqaction), GFP_KERNEL); |
1da177e4 LT |
1230 | if (!action) |
1231 | return -ENOMEM; | |
1232 | ||
1233 | action->handler = handler; | |
3aa551c9 | 1234 | action->thread_fn = thread_fn; |
1da177e4 | 1235 | action->flags = irqflags; |
1da177e4 | 1236 | action->name = devname; |
1da177e4 LT |
1237 | action->dev_id = dev_id; |
1238 | ||
3876ec9e | 1239 | chip_bus_lock(desc); |
d3c60047 | 1240 | retval = __setup_irq(irq, desc, action); |
3876ec9e | 1241 | chip_bus_sync_unlock(desc); |
70aedd24 | 1242 | |
377bf1e4 AV |
1243 | if (retval) |
1244 | kfree(action); | |
1245 | ||
6d83f94d | 1246 | #ifdef CONFIG_DEBUG_SHIRQ_FIXME |
6ce51c43 | 1247 | if (!retval && (irqflags & IRQF_SHARED)) { |
a304e1b8 DW |
1248 | /* |
1249 | * It's a shared IRQ -- the driver ought to be prepared for it | |
1250 | * to happen immediately, so let's make sure.... | |
377bf1e4 AV |
1251 | * We disable the irq to make sure that a 'real' IRQ doesn't |
1252 | * run in parallel with our fake. | |
a304e1b8 | 1253 | */ |
59845b1f | 1254 | unsigned long flags; |
a304e1b8 | 1255 | |
377bf1e4 | 1256 | disable_irq(irq); |
59845b1f | 1257 | local_irq_save(flags); |
377bf1e4 | 1258 | |
59845b1f | 1259 | handler(irq, dev_id); |
377bf1e4 | 1260 | |
59845b1f | 1261 | local_irq_restore(flags); |
377bf1e4 | 1262 | enable_irq(irq); |
a304e1b8 DW |
1263 | } |
1264 | #endif | |
1da177e4 LT |
1265 | return retval; |
1266 | } | |
3aa551c9 | 1267 | EXPORT_SYMBOL(request_threaded_irq); |
ae731f8d MZ |
1268 | |
1269 | /** | |
1270 | * request_any_context_irq - allocate an interrupt line | |
1271 | * @irq: Interrupt line to allocate | |
1272 | * @handler: Function to be called when the IRQ occurs. | |
1273 | * Threaded handler for threaded interrupts. | |
1274 | * @flags: Interrupt type flags | |
1275 | * @name: An ascii name for the claiming device | |
1276 | * @dev_id: A cookie passed back to the handler function | |
1277 | * | |
1278 | * This call allocates interrupt resources and enables the | |
1279 | * interrupt line and IRQ handling. It selects either a | |
1280 | * hardirq or threaded handling method depending on the | |
1281 | * context. | |
1282 | * | |
1283 | * On failure, it returns a negative value. On success, | |
1284 | * it returns either IRQC_IS_HARDIRQ or IRQC_IS_NESTED. | |
1285 | */ | |
1286 | int request_any_context_irq(unsigned int irq, irq_handler_t handler, | |
1287 | unsigned long flags, const char *name, void *dev_id) | |
1288 | { | |
1289 | struct irq_desc *desc = irq_to_desc(irq); | |
1290 | int ret; | |
1291 | ||
1292 | if (!desc) | |
1293 | return -EINVAL; | |
1294 | ||
1ccb4e61 | 1295 | if (irq_settings_is_nested_thread(desc)) { |
ae731f8d MZ |
1296 | ret = request_threaded_irq(irq, NULL, handler, |
1297 | flags, name, dev_id); | |
1298 | return !ret ? IRQC_IS_NESTED : ret; | |
1299 | } | |
1300 | ||
1301 | ret = request_irq(irq, handler, flags, name, dev_id); | |
1302 | return !ret ? IRQC_IS_HARDIRQ : ret; | |
1303 | } | |
1304 | EXPORT_SYMBOL_GPL(request_any_context_irq); |