[MIPS] Apply ASE information for the selected processor
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
e5a557ac
JD
12019-04-12 John Darrington <john@darrington.wattle.id.au>
2
3 s12z-dis.c, s12z-opc.c, s12z-opc.h: Replace "operator" with
4 "optr". ("operator" is a reserved word in c++).
5
bd7ceb8d
SD
62019-04-11 Sudakshina Das <sudi.das@arm.com>
7
8 * aarch64-opc.c (aarch64_print_operand): Add case for
9 AARCH64_OPND_Rt_SP.
10 (verify_constraints): Likewise.
11 * aarch64-tbl.h (QL_LDST_AT): Update to add SP qualifier.
12 (struct aarch64_opcode): Update stg, stzg, st2g, stz2g instructions
13 to accept Rt|SP as first operand.
14 (AARCH64_OPERANDS): Add new Rt_SP.
15 * aarch64-asm-2.c: Regenerated.
16 * aarch64-dis-2.c: Regenerated.
17 * aarch64-opc-2.c: Regenerated.
18
e54010f1
SD
192019-04-11 Sudakshina Das <sudi.das@arm.com>
20
21 * aarch64-asm-2.c: Regenerated.
22 * aarch64-dis-2.c: Likewise.
23 * aarch64-opc-2.c: Likewise.
24 * aarch64-tbl.h (aarch64_opcode): Add new ldgm and stgm.
25
7e96e219
RS
262019-04-09 Robert Suchanek <robert.suchanek@mips.com>
27
28 * mips-opc.c (mips_builtin_opcodes): Add RDHWR rt rd sel.
29
6f2791d5
L
302019-04-08 H.J. Lu <hongjiu.lu@intel.com>
31
32 * i386-opc.tbl: Consolidate AVX512 BF16 entries.
33 * i386-init.h: Regenerated.
34
e392bad3
AM
352019-04-07 Alan Modra <amodra@gmail.com>
36
37 * ppc-dis.c (print_insn_powerpc): Use a tiny state machine
38 op_separator to control printing of spaces, comma and parens
39 rather than need_comma, need_paren and spaces vars.
40
dffaa15c
AM
412019-04-07 Alan Modra <amodra@gmail.com>
42
43 PR 24421
44 * arm-dis.c (print_insn_coprocessor): Correct bracket placement.
45 (print_insn_neon, print_insn_arm): Likewise.
46
d6aab7a1
XG
472019-04-05 Xuepeng Guo <xuepeng.guo@intel.com>
48
49 * i386-dis-evex.h (evex_table): Updated to support BF16
50 instructions.
51 * i386-dis.c (enum): Add EVEX_W_0F3852_P_1, EVEX_W_0F3872_P_1
52 and EVEX_W_0F3872_P_3.
53 * i386-gen.c (cpu_flag_init): Add CPU_AVX512_BF16_FLAGS.
54 (cpu_flags): Add bitfield for CpuAVX512_BF16.
55 * i386-opc.h (enum): Add CpuAVX512_BF16.
56 (i386_cpu_flags): Add bitfield for cpuavx512_bf16.
57 * i386-opc.tbl: Add AVX512 BF16 instructions.
58 * i386-init.h: Regenerated.
59 * i386-tbl.h: Likewise.
60
66e85460
AM
612019-04-05 Alan Modra <amodra@gmail.com>
62
63 * ppc-opc.c (XLBH_MASK): Subtract off BH field from BB_MASK.
64 (powerpc_opcodes): Reorder bcctr and bclr extended mnemonics
65 to favour printing of "-" branch hint when using the "y" bit.
66 Allow BH field on bc{ctr,lr,tar}{,l}{-,+}.
67
c2b1c275
AM
682019-04-05 Alan Modra <amodra@gmail.com>
69
70 * ppc-dis.c (print_insn_powerpc): Delay printing spaces after
71 opcode until first operand is output.
72
aae9718e
PB
732019-04-04 Peter Bergner <bergner@linux.ibm.com>
74
75 PR gas/24349
76 * ppc-opc.c (valid_bo_pre_v2): Add comments.
77 (valid_bo_post_v2): Add support for 'at' branch hints.
78 (insert_bo): Only error on branch on ctr.
79 (get_bo_hint_mask): New function.
80 (insert_boe): Add new 'branch_taken' formal argument. Add support
81 for inserting 'at' branch hints.
82 (extract_boe): Add new 'branch_taken' formal argument. Add support
83 for extracting 'at' branch hints.
84 (insert_bom, extract_bom, insert_bop, extract_bop): New functions.
85 (BOE): Delete operand.
86 (BOM, BOP): New operands.
87 (RM): Update value.
88 (XLYLK, XLYLK_MASK, XLYBB_MASK): Delete.
89 (powerpc_opcodes) <bc-, bcl-, bca-, bcla-, bclr-, bclrl-, bcctr-,
90 bcctrl-, bctar-, bctarl->: Replace BOE with BOM.
91 (powerpc_opcodes) <bc+, bcl+, bca+, bcla+, bclr+, bclrl+, bcctr+,
92 bcctrl+, bctar+, bctarl+>: Replace BOE with BOP.
93 <bdnztar, bdnztarl, bdztar, bdztarl, btar, btarl, bdnztar-, bdnztarl-,
94 bdnztar+, bdnztarl+, bdztar-, bdztarl-, bdztar+, bdztarl+, bgetar,
95 bnltar, bgetarl, bnltarl, bletar, bngtar, bletarl, bngtarl, bnetar,
96 bnetarl, bnstar, bnutar, bnstarl, bnutarl, bgetar-, bnltar-, bgetarl-,
97 bnltarl-, bletar-, bngtar-, bletarl-, bngtarl-, bnetar-, bnetarl-,
98 bnstar-, bnutar-, bnstarl-, bnutarl-, bgetar+, bnltar+, bgetarl+,
99 bnltarl+, bletar+, bngtar+, bletarl+, bngtarl+, bnetar+, bnetarl+,
100 bnstar+, bnutar+, bnstarl+, bnutarl+, blttar, blttarl, bgttar, bgttarl,
101 beqtar, beqtarl, bsotar, buntar, bsotarl, buntarl, blttar-, blttarl-,
102 bgttar-, bgttarl-, beqtar-, beqtarl-, bsotar-, buntar-, bsotarl-,
103 buntarl-, blttar+, blttarl+, bgttar+, bgttarl+, beqtar+, beqtarl+,
104 bsotar+, buntar+, bsotarl+, buntarl+, bdnzftar, bdnzftarl, bdzftar,
105 bdzftarl, bftar, bftarl, bftar-, bftarl-, bftar+, bftarl+, bdnzttar,
106 bdnzttarl, bdzttar, bdzttarl, bttar, bttarl, bttar-, bttarl-, bttar+,
107 bttarl+>: New extended mnemonics.
108
96a86c01
AM
1092019-03-28 Alan Modra <amodra@gmail.com>
110
111 PR 24390
112 * ppc-opc.c (BTF): Define.
113 (powerpc_opcodes): Use for mtfsb*.
114 * ppc-dis.c (print_insn_powerpc): Print fields with both
115 PPC_OPERAND_CR_REG and PPC_OPERAND_CR_BIT as a plain number.
116
796d6298
TC
1172019-03-25 Tamar Christina <tamar.christina@arm.com>
118
119 * arm-dis.c (struct arm_private_data): Remove has_mapping_symbols.
120 (mapping_symbol_for_insn): Implement new algorithm.
121 (print_insn): Remove duplicate code.
122
60df3720
TC
1232019-03-25 Tamar Christina <tamar.christina@arm.com>
124
125 * aarch64-dis.c (print_insn_aarch64):
126 Implement override.
127
51457761
TC
1282019-03-25 Tamar Christina <tamar.christina@arm.com>
129
130 * aarch64-dis.c (print_insn_aarch64): Update the mapping symbol search
131 order.
132
53b2f36b
TC
1332019-03-25 Tamar Christina <tamar.christina@arm.com>
134
135 * aarch64-dis.c (last_stop_offset): New.
136 (print_insn_aarch64): Use stop_offset.
137
89199bb5
L
1382019-03-19 H.J. Lu <hongjiu.lu@intel.com>
139
140 PR gas/24359
141 * i386-gen.c (cpu_flag_init): Add CPU_ANY_AVX512F_FLAGS to
142 CPU_ANY_AVX2_FLAGS.
143 * i386-init.h: Regenerated.
144
97ed31ae
L
1452019-03-18 H.J. Lu <hongjiu.lu@intel.com>
146
147 PR gas/24348
148 * i386-opc.tbl: Add Optimize to vmovdqa32, vmovdqa64, vmovdqu8,
149 vmovdqu16, vmovdqu32 and vmovdqu64.
150 * i386-tbl.h: Regenerated.
151
0919bfe9
AK
1522019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
153
154 * s390-opc.txt: Rename selhhhr to selfhr. Remove optional operand
155 from vstrszb, vstrszh, and vstrszf.
156
1572019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
158
159 * s390-opc.txt: Add instruction descriptions.
160
21820ebe
JW
1612019-02-08 Jim Wilson <jimw@sifive.com>
162
163 * riscv-opc.c (riscv_opcodes) <beq>: Use Cz to compress 3 operand form.
164 <bne>: Likewise.
165
f7dd2fb2
TC
1662019-02-07 Tamar Christina <tamar.christina@arm.com>
167
168 * arm-dis.c (arm_opcodes): Redefine hlt to armv1.
169
6456d318
TC
1702019-02-07 Tamar Christina <tamar.christina@arm.com>
171
172 PR binutils/23212
173 * aarch64-opc.h (enum aarch64_field_kind): Add FLD_sz.
174 * aarch64-opc.c (verify_elem_sd): New.
175 (fields): Add FLD_sz entr.
176 * aarch64-tbl.h (_SIMD_INSN): New.
177 (aarch64_opcode_table): Add elem_sd verifier to fmla, fmls, fmul and
178 fmulx scalar and vector by element isns.
179
4a83b610
NC
1802019-02-07 Nick Clifton <nickc@redhat.com>
181
182 * po/sv.po: Updated Swedish translation.
183
fc60b8c8
AK
1842019-01-31 Andreas Krebbel <krebbel@linux.ibm.com>
185
186 * s390-mkopc.c (main): Accept arch13 as cpu string.
187 * s390-opc.c: Add new instruction formats and instruction opcode
188 masks.
189 * s390-opc.txt: Add new arch13 instructions.
190
e10620d3
TC
1912019-01-25 Sudakshina Das <sudi.das@arm.com>
192
193 * aarch64-tbl.h (QL_LDST_AT): Update macro.
194 (aarch64_opcode): Change encoding for stg, stzg
195 st2g and st2zg.
196 * aarch64-asm-2.c: Regenerated.
197 * aarch64-dis-2.c: Regenerated.
198 * aarch64-opc-2.c: Regenerated.
199
20a4ca55
SD
2002019-01-25 Sudakshina Das <sudi.das@arm.com>
201
202 * aarch64-asm-2.c: Regenerated.
203 * aarch64-dis-2.c: Likewise.
204 * aarch64-opc-2.c: Likewise.
205 * aarch64-tbl.h (aarch64_opcode): Add new stzgm.
206
550fd7bf
SD
2072019-01-25 Sudakshina Das <sudi.das@arm.com>
208 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
209
210 * aarch64-asm.c (aarch64_ins_addr_simple_2): Remove.
211 * aarch64-asm.h (ins_addr_simple_2): Likeiwse.
212 * aarch64-dis.c (aarch64_ext_addr_simple_2): Likewise.
213 * aarch64-dis.h (ext_addr_simple_2): Likewise.
214 * aarch64-opc.c (operand_general_constraint_met_p): Remove
215 case for ldstgv_indexed.
216 (aarch64_print_operand): Remove case for AARCH64_OPND_ADDR_SIMPLE_2.
217 * aarch64-tbl.h (struct aarch64_opcode): Remove ldgv and stgv.
218 (AARCH64_OPERANDS): Remove ADDR_SIMPLE_2.
219 * aarch64-asm-2.c: Regenerated.
220 * aarch64-dis-2.c: Regenerated.
221 * aarch64-opc-2.c: Regenerated.
222
d9938630
NC
2232019-01-23 Nick Clifton <nickc@redhat.com>
224
225 * po/pt_BR.po: Updated Brazilian Portuguese translation.
226
375cd423
NC
2272019-01-21 Nick Clifton <nickc@redhat.com>
228
229 * po/de.po: Updated German translation.
230 * po/uk.po: Updated Ukranian translation.
231
57299f48
CX
2322019-01-20 Chenghua Xu <paul.hua.gm@gmail.com>
233 * mips-dis.c (mips_arch_choices): Fix typo in
234 gs464, gs464e and gs264e descriptors.
235
f48dfe41
NC
2362019-01-19 Nick Clifton <nickc@redhat.com>
237
238 * configure: Regenerate.
239 * po/opcodes.pot: Regenerate.
240
f974f26c
NC
2412018-06-24 Nick Clifton <nickc@redhat.com>
242
243 2.32 branch created.
244
39f286cd
JD
2452019-01-09 John Darrington <john@darrington.wattle.id.au>
246
448b8ca8
JD
247 * s12z-dis.c (print_insn_s12z): Do not dereference an operand
248 if it is null.
249 -dis.c (opr_emit_disassembly): Do not omit an index if it is
39f286cd
JD
250 zero.
251
3107326d
AP
2522019-01-09 Andrew Paprocki <andrew@ishiboo.com>
253
254 * configure: Regenerate.
255
7e9ca91e
AM
2562019-01-07 Alan Modra <amodra@gmail.com>
257
258 * configure: Regenerate.
259 * po/POTFILES.in: Regenerate.
260
ef1ad42b
JD
2612019-01-03 John Darrington <john@darrington.wattle.id.au>
262
263 * s12z-opc.c: New file.
264 * s12z-opc.h: New file.
265 * s12z-dis.c: Removed all code not directly related to display
266 of instructions. Used the interface provided by the new files
267 instead.
268 * Makefile.am (TARGET_LIBOPCODES_CFILES) Add s12z-opc.c.
7e9ca91e 269 * Makefile.in: Regenerate.
ef1ad42b 270 * configure.ac (bfd_s12z_arch): Correct the dependencies.
7e9ca91e 271 * configure: Regenerate.
ef1ad42b 272
82704155
AM
2732019-01-01 Alan Modra <amodra@gmail.com>
274
275 Update year range in copyright notice of all files.
276
d5c04e1b 277For older changes see ChangeLog-2018
3499769a 278\f
d5c04e1b 279Copyright (C) 2019 Free Software Foundation, Inc.
3499769a
AM
280
281Copying and distribution of this file, with or without modification,
282are permitted in any medium without royalty provided the copyright
283notice and this notice are preserved.
284
285Local Variables:
286mode: change-log
287left-margin: 8
288fill-column: 74
289version-control: never
290End:
This page took 0.207428 seconds and 4 git commands to generate.