Add a fall-through comment to stabsread.c
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
b3ac5c6c
TC
12018-05-01 Tamar Christina <tamar.christina@arm.com>
2
3 * aarch64-dis.c (aarch64_opcode_decode): Moved memory clear code.
4
fe944acf
FT
52018-04-30 Francois H. Theron <francois.theron@netronome.com>
6
7 Makefile.am: Added nfp-dis.c.
8 configure.ac: Added bfd_nfp_arch.
9 disassemble.h: Added print_insn_nfp prototype.
10 disassemble.c: Added ARCH_nfp and call to print_insn_nfp
11 nfp-dis.c: New, for NFP support.
12 po/POTFILES.in: Added nfp-dis.c to the list.
13 Makefile.in: Regenerate.
14 configure: Regenerate.
15
e2195274
JB
162018-04-26 Jan Beulich <jbeulich@suse.com>
17
18 * i386-opc.tbl: Fold various non-memory operand AVX512VL
19 templates into their base ones.
20 * i386-tlb.h: Re-generate.
21
59ef5df4
JB
222018-04-26 Jan Beulich <jbeulich@suse.com>
23
24 * i386-gen.c (cpu_flag_init): Use CPU_XOP_FLAGS for
25 CPU_BDVER1_FLAGS. Use CPU_AVX2_FLAGS for CPU_ZNVER1_FLAGS. Use
26 CPU_AVX_FLAGS for CPU_BTVER1_FLAGS. Add CPU_XSAVE_FLAGS to
27 CPU_LWP_FLAGS, CPU_AVX_FLAGS, CPU_MPX_FLAGS, and CPU_OSPKE_FLAGS.
28 * i386-init.h: Re-generate.
29
6e041cf4
JB
302018-04-26 Jan Beulich <jbeulich@suse.com>
31
32 * i386-gen.c (cpu_flag_init): Drop all uses of CpuRegMMX,
33 CpuRegXMM, CpuRegYMM, CpuRegZMM, and CpuRegMask. Use
34 CPU_AVX2_FLAGS for CPU_AVX512F_FLAGS and drop bogus comment.
35 Don't use CPU_AVX2_FLAGS for CPU_AVX512VL_FLAGS and drop bogus
36 comment.
37 (cpu_flags): Drop CpuRegMMX, CpuRegXMM, CpuRegYMM, CpuRegZMM,
38 and CpuRegMask.
39 * i386-opc.h: CpuRegMMX, CpuRegXMM, CpuRegYMM, CpuRegZMM,
40 CpuRegMask: Delete.
41 (union i386_cpu_flags): Remove cpuregmmx, cpuregxmm, cpuregymm,
42 cpuregzmm, and cpuregmask.
43 * i386-init.h: Re-generate.
44 * i386-tbl.h: Re-generate.
45
0e0eea78
JB
462018-04-26 Jan Beulich <jbeulich@suse.com>
47
48 * i386-gen.c (cpu_flag_init): CPU_I586_FLAGS inherits Cpu387 only.
49 CPU_287_FLAGS is Cpu287 only. CPU_387_FLAGS is Cpu387 only.
50 * i386-init.h: Re-generate.
51
2f1bada2
JB
522018-04-26 Jan Beulich <jbeulich@suse.com>
53
54 * i386-gen.c (VexImmExt): Delete.
55 * i386-opc.h (VexImmExt, veximmext): Delete.
56 * i386-opc.tbl: Drop all VexImmExt uses.
57 * i386-tlb.h: Re-generate.
58
bacd1457
JB
592018-04-25 Jan Beulich <jbeulich@suse.com>
60
61 * i386-opc.tbl (vpslld, vpsrad, vpsrld): Drop AVX512VL
62 register-only forms.
63 * i386-tlb.h: Re-generate.
64
10bba94b
TC
652018-04-25 Tamar Christina <tamar.christina@arm.com>
66
67 * aarch64-tbl.h (sqrdmlah, sqrdmlsh): Fix masks.
68
c48935d7
IT
692018-04-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
70
71 * i386-dis.c: Add REG_0F1C_MOD_0, MOD_0F1C_PREFIX_0,
72 PREFIX_0F1C.
73 * i386-gen.c (cpu_flag_init): Add CPU_CLDEMOTE_FLAGS,
74 (cpu_flags): Add CpuCLDEMOTE.
75 * i386-init.h: Regenerate.
76 * i386-opc.h (enum): Add CpuCLDEMOTE,
77 (i386_cpu_flags): Add cpucldemote.
78 * i386-opc.tbl: Add cldemote.
79 * i386-tbl.h: Regenerate.
80
211dc24b
AM
812018-04-16 Alan Modra <amodra@gmail.com>
82
83 * Makefile.am: Remove sh5 and sh64 support.
84 * configure.ac: Likewise.
85 * disassemble.c: Likewise.
86 * disassemble.h: Likewise.
87 * sh-dis.c: Likewise.
88 * sh64-dis.c: Delete.
89 * sh64-opc.c: Delete.
90 * sh64-opc.h: Delete.
91 * Makefile.in: Regenerate.
92 * configure: Regenerate.
93 * po/POTFILES.in: Regenerate.
94
a9a4b302
AM
952018-04-16 Alan Modra <amodra@gmail.com>
96
97 * Makefile.am: Remove w65 support.
98 * configure.ac: Likewise.
99 * disassemble.c: Likewise.
100 * disassemble.h: Likewise.
101 * w65-dis.c: Delete.
102 * w65-opc.h: Delete.
103 * Makefile.in: Regenerate.
104 * configure: Regenerate.
105 * po/POTFILES.in: Regenerate.
106
04cb01fd
AM
1072018-04-16 Alan Modra <amodra@gmail.com>
108
109 * configure.ac: Remove we32k support.
110 * configure: Regenerate.
111
c2bf1eec
AM
1122018-04-16 Alan Modra <amodra@gmail.com>
113
114 * Makefile.am: Remove m88k support.
115 * configure.ac: Likewise.
116 * disassemble.c: Likewise.
117 * disassemble.h: Likewise.
118 * m88k-dis.c: Delete.
119 * Makefile.in: Regenerate.
120 * configure: Regenerate.
121 * po/POTFILES.in: Regenerate.
122
6793974d
AM
1232018-04-16 Alan Modra <amodra@gmail.com>
124
125 * Makefile.am: Remove i370 support.
126 * configure.ac: Likewise.
127 * disassemble.c: Likewise.
128 * disassemble.h: Likewise.
129 * i370-dis.c: Delete.
130 * i370-opc.c: Delete.
131 * Makefile.in: Regenerate.
132 * configure: Regenerate.
133 * po/POTFILES.in: Regenerate.
134
e82aa794
AM
1352018-04-16 Alan Modra <amodra@gmail.com>
136
137 * Makefile.am: Remove h8500 support.
138 * configure.ac: Likewise.
139 * disassemble.c: Likewise.
140 * disassemble.h: Likewise.
141 * h8500-dis.c: Delete.
142 * h8500-opc.h: Delete.
143 * Makefile.in: Regenerate.
144 * configure: Regenerate.
145 * po/POTFILES.in: Regenerate.
146
fceadf09
AM
1472018-04-16 Alan Modra <amodra@gmail.com>
148
149 * configure.ac: Remove tahoe support.
150 * configure: Regenerate.
151
ae1d3843
L
1522018-04-15 H.J. Lu <hongjiu.lu@intel.com>
153
154 * i386-dis.c (prefix_table): Replace Em with Edq on tpause and
155 umwait.
156 * i386-opc.tbl: Allow 32-bit registers for tpause and umwait in
157 64-bit mode.
158 * i386-tbl.h: Regenerated.
159
de89d0a3
IT
1602018-04-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
161
162 * i386-dis.c (enum): Add PREFIX_MOD_0_0FAE_REG_6,
163 PREFIX_MOD_1_0FAE_REG_6.
164 (va_mode): New.
165 (OP_E_register): Use va_mode.
166 * i386-dis-evex.h (prefix_table):
167 New instructions (see prefixes above).
168 * i386-gen.c (cpu_flag_init): Add WAITPKG.
169 (cpu_flags): Likewise.
170 * i386-opc.h (enum): Likewise.
171 (i386_cpu_flags): Likewise.
172 * i386-opc.tbl: Add umonitor, umwait, tpause.
173 * i386-init.h: Regenerate.
174 * i386-tbl.h: Likewise.
175
a8eb42a8
AM
1762018-04-11 Alan Modra <amodra@gmail.com>
177
178 * opcodes/i860-dis.c: Delete.
179 * opcodes/i960-dis.c: Delete.
180 * Makefile.am: Remove i860 and i960 support.
181 * configure.ac: Likewise.
182 * disassemble.c: Likewise.
183 * disassemble.h: Likewise.
184 * Makefile.in: Regenerate.
185 * configure: Regenerate.
186 * po/POTFILES.in: Regenerate.
187
caf0678c
L
1882018-04-04 H.J. Lu <hongjiu.lu@intel.com>
189
190 PR binutils/23025
191 * i386-dis.c (get_valid_dis386): Don't set vex.prefix nor vex.w
192 to 0.
193 (print_insn): Clear vex instead of vex.evex.
194
4fb0d2b9
NC
1952018-04-04 Nick Clifton <nickc@redhat.com>
196
197 * po/es.po: Updated Spanish translation.
198
c39e5b26
JB
1992018-03-28 Jan Beulich <jbeulich@suse.com>
200
201 * i386-gen.c (opcode_modifiers): Delete VecESize.
202 * i386-opc.h (VecESize): Delete.
203 (struct i386_opcode_modifier): Delete vecesize.
204 * i386-opc.tbl: Drop VecESize.
205 * i386-tlb.h: Re-generate.
206
8e6e0792
JB
2072018-03-28 Jan Beulich <jbeulich@suse.com>
208
209 * i386-opc.h (NO_BROADCAST, BROADCAST_1TO16, BROADCAST_1TO8,
210 BROADCAST_1TO4, BROADCAST_1TO2): Delete.
211 (struct i386_opcode_modifier): Shrink broadcast field to 1 bit.
212 * i386-opc.tbl: Replace Broadcast=<N> by Broadcast.
213 * i386-tlb.h: Re-generate.
214
9f123b91
JB
2152018-03-28 Jan Beulich <jbeulich@suse.com>
216
217 * i386-opc.tbl (vcvt*d2si, vcvt*d2usi, vcvt*s2si, vcvt*s2usi):
218 Fold AVX512 forms
219 * i386-tlb.h: Re-generate.
220
9646c87b
JB
2212018-03-28 Jan Beulich <jbeulich@suse.com>
222
223 * i386-dis.c (prefix_table): Drop Y for cvt*2si.
224 (vex_len_table): Drop Y for vcvt*2si.
225 (putop): Replace plain 'Y' handling by abort().
226
c8d59609
NC
2272018-03-28 Nick Clifton <nickc@redhat.com>
228
229 PR 22988
230 * aarch64-tbl.h (aarch64_opcode_table): Add entries for LDFF1xx
231 instructions with only a base address register.
232 * aarch64-opc.c (operand_general_constraint_met_p): Add code to
233 handle AARHC64_OPND_SVE_ADDR_R.
234 (aarch64_print_operand): Likewise.
235 * aarch64-asm-2.c: Regenerate.
236 * aarch64_dis-2.c: Regenerate.
237 * aarch64-opc-2.c: Regenerate.
238
b8c169f3
JB
2392018-03-22 Jan Beulich <jbeulich@suse.com>
240
241 * i386-opc.tbl: Drop VecESize from register only insn forms and
242 memory forms not allowing broadcast.
243 * i386-tlb.h: Re-generate.
244
96bc132a
JB
2452018-03-22 Jan Beulich <jbeulich@suse.com>
246
247 * i386-opc.tbl (vfrczs*, vphadd*, vphsub*, vpmacs*, vpmadcs*,
248 vprot*, vpsha*, vpshl*, bextr, blc*, bls*, t1mskc, tzmsk, sha1*,
249 sha256*): Drop Disp<N>.
250
9f79e886
JB
2512018-03-22 Jan Beulich <jbeulich@suse.com>
252
253 * i386-dis.c (EbndS, bnd_swap_mode): New.
254 (prefix_table): Use EbndS.
255 (OP_E_register, OP_E_memory): Also handle bnd_swap_mode.
256 * i386-opc.tbl (bndmov): Move misplaced Load.
257 * i386-tlb.h: Re-generate.
258
d6793fa1
JB
2592018-03-22 Jan Beulich <jbeulich@suse.com>
260
261 * i386-opc.tbl (vcvtdq2pd, vcvtps2pd, vcvtudq2pd): Use separate
262 templates allowing memory operands and folded ones for register
263 only flavors.
264 * i386-tlb.h: Re-generate.
265
f7768225
JB
2662018-03-22 Jan Beulich <jbeulich@suse.com>
267
268 * i386-opc.tbl (vfrczp*, vpcmov, vpermil2p*): Fold 128- and
269 256-bit templates. Drop redundant leftover Disp<N>.
270 * i386-tlb.h: Re-generate.
271
0e35537d
JW
2722018-03-14 Kito Cheng <kito.cheng@gmail.com>
273
274 * riscv-opc.c (riscv_insn_types): New.
275
b4a3689a
NC
2762018-03-13 Nick Clifton <nickc@redhat.com>
277
278 * po/pt_BR.po: Updated Brazilian Portuguese translation.
279
d3d50934
L
2802018-03-08 H.J. Lu <hongjiu.lu@intel.com>
281
282 * i386-opc.tbl: Add Optimize to clr.
283 * i386-tbl.h: Regenerated.
284
bd5dea88
L
2852018-03-08 H.J. Lu <hongjiu.lu@intel.com>
286
287 * i386-gen.c (opcode_modifiers): Remove OldGcc.
288 * i386-opc.h (OldGcc): Removed.
289 (i386_opcode_modifier): Remove oldgcc.
290 * i386-opc.tbl: Remove fsubp, fsubrp, fdivp and fdivrp
291 instructions for old (<= 2.8.1) versions of gcc.
292 * i386-tbl.h: Regenerated.
293
e771e7c9
JB
2942018-03-08 Jan Beulich <jbeulich@suse.com>
295
296 * i386-opc.h (EVEXDYN): New.
297 * i386-opc.tbl: Fold various AVX512VL templates.
298 * i386-tlb.h: Re-generate.
299
ed438a93
JB
3002018-03-08 Jan Beulich <jbeulich@suse.com>
301
302 * i386-opc.tbl (vexpandpd, vexpandps, vmovapd, vmovaps,
303 vmovdqa32, vmovdqa64, vmovdqu32, vmovdqu64, vmovupd, vmovups,
304 vpexpandd, vpexpandq): Fold AFX512VF templates.
305 * i386-tlb.h: Re-generate.
306
454172a9
JB
3072018-03-08 Jan Beulich <jbeulich@suse.com>
308
309 * i386-opc.tbl (vgf2p8affineinvqb, vgf2p8affineqb, vgf2p8mulb):
310 Fold 128- and 256-bit VEX-encoded templates.
311 * i386-tlb.h: Re-generate.
312
36824150
JB
3132018-03-08 Jan Beulich <jbeulich@suse.com>
314
315 * i386-opc.tbl (vexpandpd, vexpandps, vmovapd, vmovaps,
316 vmovdqa32, vmovdqa64, vmovdqu32, vmovdqu64, vmovupd, vmovups,
317 vpexpandd, vpexpandq): Fold AVX512F templates.
318 * i386-tlb.h: Re-generate.
319
e7f5c0a9
JB
3202018-03-08 Jan Beulich <jbeulich@suse.com>
321
322 * i386-opc.tbl (llwpcb, slwpcb, lwpval, lwpins): Fold 32- and
323 64-bit templates. Drop Disp<N>.
324 * i386-tlb.h: Re-generate.
325
25a4277f
JB
3262018-03-08 Jan Beulich <jbeulich@suse.com>
327
328 * i386-opc.tbl (vfmadd*, vfmsub*, vfnmadd*, vfnmsub*): Fold 128-
329 and 256-bit templates.
330 * i386-tlb.h: Re-generate.
331
d2224064
JB
3322018-03-08 Jan Beulich <jbeulich@suse.com>
333
334 * i386-opc.tbl (cmpxchg8b): Add NoRex64.
335 * i386-tlb.h: Re-generate.
336
1b193f0b
JB
3372018-03-08 Jan Beulich <jbeulich@suse.com>
338
339 * i386-opc.tbl (cmpxchg16b, fisttp, fisttpll, bndmov, mwaitx):
340 Drop NoAVX.
341 * i386-tlb.h: Re-generate.
342
f2f6a710
JB
3432018-03-08 Jan Beulich <jbeulich@suse.com>
344
345 * i386-opc.tbl (ldmxcsr, stmxcsr): Add NoAVX.
346 * i386-tlb.h: Re-generate.
347
38e314eb
JB
3482018-03-08 Jan Beulich <jbeulich@suse.com>
349
350 * i386-gen.c (opcode_modifiers): Delete FloatD.
351 * i386-opc.h (FloatD): Delete.
352 (struct i386_opcode_modifier): Delete floatd.
353 * i386-opc.tbl (fadd, fsub, fsubr, fmul, fdiv, fdivr): Replace
354 FloatD by D.
355 * i386-tlb.h: Re-generate.
356
d53e6b98
JB
3572018-03-08 Jan Beulich <jbeulich@suse.com>
358
359 * i386-dis.c (float_reg): Adjust DC and DE fsub*/fdiv* patterns.
360
2907c2f5
JB
3612018-03-08 Jan Beulich <jbeulich@suse.com>
362
363 * i386-opc.tbl (vmovd): Disallow Qword memory operands.
364 * i386-tlb.h: Re-generate.
365
73053c1f
JB
3662018-03-08 Jan Beulich <jbeulich@suse.com>
367
368 * i386-opc.tbl (vcvtpd2ps): Fold AVX 128- and 256-bit memory
369 forms.
370 * i386-tlb.h: Re-generate.
371
52fe4420
AM
3722018-03-07 Alan Modra <amodra@gmail.com>
373
374 * disassemble.c (disassembler): Use bfd_arch_powerpc entry for
375 bfd_arch_rs6000.
376 * disassemble.h (print_insn_rs6000): Delete.
377 * ppc-dis.c (powerpc_init_dialect): Handle rs6000.
378 (disassemble_init_powerpc): Call powerpc_init_dialect for rs6000.
379 (print_insn_rs6000): Delete.
380
a6743a54
AM
3812018-03-03 Alan Modra <amodra@gmail.com>
382
383 * sysdep.h (opcodes_error_handler): Define.
384 (_bfd_error_handler): Declare.
385 * Makefile.am: Remove stray #.
386 * opc2c.c (main): Remove bogus -l arg handling. Print "DO NOT
387 EDIT" comment.
388 * aarch64-dis.c, * arc-dis.c, * arm-dis.c, * avr-dis.c,
389 * d30v-dis.c, * h8300-dis.c, * mmix-dis.c, * ppc-dis.c,
390 * riscv-dis.c, * s390-dis.c, * sparc-dis.c, * v850-dis.c: Use
391 opcodes_error_handler to print errors. Standardize error messages.
392 * msp430-decode.opc, * nios2-dis.c, * rl78-decode.opc: Likewise,
393 and include opintl.h.
394 * nds32-asm.c: Likewise, and include sysdep.h and opintl.h.
395 * i386-gen.c: Standardize error messages.
396 * msp430-decode.c, * rl78-decode.c, rx-decode.c: Regenerate.
397 * Makefile.in: Regenerate.
398 * epiphany-asm.c, * epiphany-desc.c, * epiphany-dis.c,
399 * epiphany-ibld.c, * fr30-asm.c, * fr30-desc.c, * fr30-dis.c,
400 * fr30-ibld.c, * frv-asm.c, * frv-desc.c, * frv-dis.c, * frv-ibld.c,
401 * frv-opc.c, * ip2k-asm.c, * ip2k-desc.c, * ip2k-dis.c, * ip2k-ibld.c,
402 * iq2000-asm.c, * iq2000-desc.c, * iq2000-dis.c, * iq2000-ibld.c,
403 * lm32-asm.c, * lm32-desc.c, * lm32-dis.c, * lm32-ibld.c,
404 * m32c-asm.c, * m32c-desc.c, * m32c-dis.c, * m32c-ibld.c,
405 * m32r-asm.c, * m32r-desc.c, * m32r-dis.c, * m32r-ibld.c,
406 * mep-asm.c, * mep-desc.c, * mep-dis.c, * mep-ibld.c, * mt-asm.c,
407 * mt-desc.c, * mt-dis.c, * mt-ibld.c, * or1k-asm.c, * or1k-desc.c,
408 * or1k-dis.c, * or1k-ibld.c, * xc16x-asm.c, * xc16x-desc.c,
409 * xc16x-dis.c, * xc16x-ibld.c, * xstormy16-asm.c, * xstormy16-desc.c,
410 * xstormy16-dis.c, * xstormy16-ibld.c: Regenerate.
411
8305403a
L
4122018-03-01 H.J. Lu <hongjiu.lu@intel.com>
413
414 * * i386-opc.tbl: Add "Optimize" to AVX256 and AVX512
415 vpsub[bwdq] instructions.
416 * i386-tbl.h: Regenerated.
417
e184813f
AM
4182018-03-01 Alan Modra <amodra@gmail.com>
419
420 * configure.ac (ALL_LINGUAS): Sort.
421 * configure: Regenerate.
422
5b616bef
TP
4232018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
424
425 * arm-dis.c (print_insn_coprocessor): Replace uses of ARM_FEATURE_COPY
426 macro by assignements.
427
b6f8c7c4
L
4282018-02-27 H.J. Lu <hongjiu.lu@intel.com>
429
430 PR gas/22871
431 * i386-gen.c (opcode_modifiers): Add Optimize.
432 * i386-opc.h (Optimize): New enum.
433 (i386_opcode_modifier): Add optimize.
434 * i386-opc.tbl: Add "Optimize" to "mov $imm, reg",
435 "sub reg, reg/mem", "test $imm, acc", "test $imm, reg/mem",
436 "and $imm, acc", "and $imm, reg/mem", "xor reg, reg/mem",
437 "movq $imm, reg" and AVX256 and AVX512 versions of vandnps,
438 vandnpd, vpandn, vpandnd, vpandnq, vxorps, vxorpd, vpxor,
439 vpxord and vpxorq.
440 * i386-tbl.h: Regenerated.
441
e95b887f
AM
4422018-02-26 Alan Modra <amodra@gmail.com>
443
444 * crx-dis.c (getregliststring): Allocate a large enough buffer
445 to silence false positive gcc8 warning.
446
0bccfb29
JW
4472018-02-22 Shea Levy <shea@shealevy.com>
448
449 * disassemble.c (ARCH_riscv): Define if ARCH_all.
450
6b6b6807
L
4512018-02-22 H.J. Lu <hongjiu.lu@intel.com>
452
453 * i386-opc.tbl: Add {rex},
454 * i386-tbl.h: Regenerated.
455
75f31665
MR
4562018-02-20 Maciej W. Rozycki <macro@mips.com>
457
458 * mips16-opc.c (decode_mips16_operand) <'M'>: Remove case.
459 (mips16_opcodes): Replace `M' with `m' for "restore".
460
e207bc53
TP
4612018-02-19 Thomas Preud'homme <thomas.preudhomme@arm.com>
462
463 * arm-dis.c (thumb_opcodes): Fix BXNS mask.
464
87993319
MR
4652018-02-13 Maciej W. Rozycki <macro@mips.com>
466
467 * wasm32-dis.c (print_insn_wasm32): Rename `index' local
468 variable to `function_index'.
469
68d20676
NC
4702018-02-13 Nick Clifton <nickc@redhat.com>
471
472 PR 22823
473 * metag-dis.c (print_fmmov): Double buffer size to avoid warning
474 about truncation of printing.
475
d2159fdc
HW
4762018-02-12 Henry Wong <henry@stuffedcow.net>
477
478 * mips-opc.c (mips_builtin_opcodes): Correct "sigrie" encoding.
479
f174ef9f
NC
4802018-02-05 Nick Clifton <nickc@redhat.com>
481
482 * po/pt_BR.po: Updated Brazilian Portuguese translation.
483
be3a8dca
IT
4842018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
485
486 * i386-dis.c (enum): Add pconfig.
487 * i386-gen.c (cpu_flag_init): Add CPU_PCONFIG_FLAGS.
488 (cpu_flags): Add CpuPCONFIG.
489 * i386-opc.h (enum): Add CpuPCONFIG.
490 (i386_cpu_flags): Add cpupconfig.
491 * i386-opc.tbl: Add PCONFIG instruction.
492 * i386-init.h: Regenerate.
493 * i386-tbl.h: Likewise.
494
3233d7d0
IT
4952018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
496
497 * i386-dis.c (enum): Add PREFIX_0F09.
498 * i386-gen.c (cpu_flag_init): Add CPU_WBNOINVD_FLAGS.
499 (cpu_flags): Add CpuWBNOINVD.
500 * i386-opc.h (enum): Add CpuWBNOINVD.
501 (i386_cpu_flags): Add cpuwbnoinvd.
502 * i386-opc.tbl: Add WBNOINVD instruction.
503 * i386-init.h: Regenerate.
504 * i386-tbl.h: Likewise.
505
e925c834
JW
5062018-01-17 Jim Wilson <jimw@sifive.com>
507
508 * riscv-opc.c (riscv_opcodes) <addi>: Use z instead of 0.
509
d777820b
IT
5102018-01-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
511
512 * i386-gen.c (cpu_flag_init): Delete CPU_CET_FLAGS, CpuCET.
513 Add CPU_IBT_FLAGS, CPU_SHSTK_FLAGS, CPY_ANY_IBT_FLAGS,
514 CPU_ANY_SHSTK_FLAGS, CpuIBT, CpuSHSTK.
515 (cpu_flags): Add CpuIBT, CpuSHSTK.
516 * i386-opc.h (enum): Add CpuIBT, CpuSHSTK.
517 (i386_cpu_flags): Add cpuibt, cpushstk.
518 * i386-opc.tbl: Change CpuCET to CpuSHSTK and CpuIBT.
519 * i386-init.h: Regenerate.
520 * i386-tbl.h: Likewise.
521
f6efed01
NC
5222018-01-16 Nick Clifton <nickc@redhat.com>
523
524 * po/pt_BR.po: Updated Brazilian Portugese translation.
525 * po/de.po: Updated German translation.
526
2721d702
JW
5272018-01-15 Jim Wilson <jimw@sifive.com>
528
529 * riscv-opc.c (match_c_nop): New.
530 (riscv_opcodes) <addi>: Handle an addi that compresses to c.nop.
531
616dcb87
NC
5322018-01-15 Nick Clifton <nickc@redhat.com>
533
534 * po/uk.po: Updated Ukranian translation.
535
3957a496
NC
5362018-01-13 Nick Clifton <nickc@redhat.com>
537
538 * po/opcodes.pot: Regenerated.
539
769c7ea5
NC
5402018-01-13 Nick Clifton <nickc@redhat.com>
541
542 * configure: Regenerate.
543
faf766e3
NC
5442018-01-13 Nick Clifton <nickc@redhat.com>
545
546 2.30 branch created.
547
888a89da
IT
5482018-01-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
549
550 * i386-opc.tbl: Remove VL variants for 4FMAPS and 4VNNIW insns.
551 * i386-tbl.h: Regenerate.
552
cbda583a
JB
5532018-01-10 Jan Beulich <jbeulich@suse.com>
554
555 * i386-opc.tbl (v4fmaddss, v4fnmaddss): Adjust Disp8MemShift.
556 * i386-tbl.h: Re-generate.
557
c9e92278
JB
5582018-01-10 Jan Beulich <jbeulich@suse.com>
559
560 * i386-opc.tbl (vpcmpeqb, vpcmpleb, vpcmpltb, vpcmpneqb,
561 vpcmpnleb, vpcmpnltb, vpcmpequb, vpcmpleub, vpcmpltub,
562 vpcmpnequb, vpcmpnleub, vpcmpnltub, vpcmpeqw, vpcmplew,
563 vpcmpltw, vpcmpneqw, vpcmpnlew, vpcmpnltw, vpcmpequw, vpcmpleuw,
564 vpcmpltuw, vpcmpnequw, vpcmpnleuw, vpcmpnltuw): Adjust
565 Disp8MemShift of AVX512VL forms.
566 * i386-tbl.h: Re-generate.
567
35fd2b2b
JW
5682018-01-09 Jim Wilson <jimw@sifive.com>
569
570 * riscv-dis.c (maybe_print_address): If base_reg is zero,
571 then the hi_addr value is zero.
572
91d8b670
JG
5732018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
574
575 * arm-dis.c (arm_opcodes): Add csdb.
576 (thumb32_opcodes): Add csdb.
577
be2e7d95
JG
5782018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
579
580 * aarch64-tbl.h (aarch64_opcode_table): Add "csdb".
581 * aarch64-asm-2.c: Regenerate.
582 * aarch64-dis-2.c: Regenerate.
583 * aarch64-opc-2.c: Regenerate.
584
704a705d
L
5852018-01-08 H.J. Lu <hongjiu.lu@intel.com>
586
587 PR gas/22681
588 * i386-opc.tbl: Properly encode vmovd with Qword memeory operand.
589 Remove AVX512 vmovd with 64-bit operands.
590 * i386-tbl.h: Regenerated.
591
35eeb78f
JW
5922018-01-05 Jim Wilson <jimw@sifive.com>
593
594 * riscv-dis.c (print_insn_args) <'s'>: Call maybe_print_address for a
595 jalr.
596
219d1afa
AM
5972018-01-03 Alan Modra <amodra@gmail.com>
598
599 Update year range in copyright notice of all files.
600
1508bbf5
JB
6012018-01-02 Jan Beulich <jbeulich@suse.com>
602
603 * i386-gen.c (operand_type_init): Restore OPERAND_TYPE_REGYMM
604 and OPERAND_TYPE_REGZMM entries.
605
1e563868 606For older changes see ChangeLog-2017
3499769a 607\f
1e563868 608Copyright (C) 2018 Free Software Foundation, Inc.
3499769a
AM
609
610Copying and distribution of this file, with or without modification,
611are permitted in any medium without royalty provided the copyright
612notice and this notice are preserved.
613
614Local Variables:
615mode: change-log
616left-margin: 8
617fill-column: 74
618version-control: never
619End:
This page took 0.153984 seconds and 4 git commands to generate.