projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
2007-08-02 Michael Snyder <msnyder@access-company.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
7a3c21c9
MS		 12007-08-01 Michael Snyder <msnyder@access-company.com>
2
3 * i386-dis.c (print_insn): Guard against NULL.
4
8976381e
L		 52007-07-29 H.J. Lu <hongjiu.lu@intel.com>
6
7 PR binutils/4834
8 * i386-dis.c (EXw): New.
9 (prefix_user_table): Updated to use EXw, EXd and EXq for SSE4
10 instructions when appropriated.
11
09335d05
L		 122007-07-28 H.J. Lu <hongjiu.lu@intel.com>
13
59d5bbeb 14 PR binutils/4834
09335d05
L		 15 * i386-dis.c (Eq): New.
16 (EMC): Renamed to ...
17 (EMCq): This. Use q_mode instead of v_mode.
18 (prefix_user_table): Updated to use EXd, EXq, EMCq, Ed and Eq
19 when appropriated.
20
231af070
L		 212007-07-28 H.J. Lu <hongjiu.lu@intel.com>
22
23 * i386-dis.c (dis386_twobyte): Change "movd" to "movK".
24 (prefix_user_table): Likewise. Use EXq instead of EXx on
25 "movq".
26
33e8d5ac
NS		 272007-07-27 Nathan Sidwell <nathan@codesourcery.com>
28
29 * ppc-opc (PPC7450): New.
30 (powerpc_opcodes): Use it in dcba.
31
6baf3772
L		 322007-07-24 H.J. Lu <hongjiu.lu@intel.com>
33
34 * i386-gen.c (main): Print a newline after copyright notice.
35
c908d778
NC		 362007-07-19 Nick Clifton <nickc@redhat.com>
37
38 PR binutils/4801
39 * maxq-dis.c (get_reg_name): Fix the scan of the
40 mem_access_syntax_table.
41
14051056
L		 422007-07-16 H.J. Lu <hongjiu.lu@intel.com>
43
44 * i386-dis.c (EMq): Removed.
45 (EMx): New.
46 (prefix_user_table): Replace EMq with EMx.
47
80f2eaf0
NC		 482007-07-16 Nick Clifton <nickc@redhat.com>
49
50 * po/nl.po: Updated translation.
51
7353bd54
NC		 522007-07-12 Nick Clifton <nickc@redhat.com>
53
54 * po/vi.po: Updated translation.
55 * po/nl.po: Updated translation.
56
e8d39116
L		 572007-07-06 Mark Kettenis <kettenis@gnu.org>
58 H.J. Lu <hongjiu.lu@intel.com>
59
60 * Makefile.am (i386-tbl.h): Add $(srcdir)/ to target.
61 (ia64-asmtab.c): Likewise.
62 * Makefile.in: Regenerate.
63
033ca630
L		 642007-07-05 H.J. Lu <hongjiu.lu@intel.com>
65
66 * aclocal.m4: Regenerated.
67
9b201bb5
NC		 682007-07-04 Nick Clifton <nickc@redhat.com>
69
70 * alpha-dis.c: Update copyright notice to refer to GPLv3.
71 * alpha-opc.c, arc-dis.c, arc-dis.h, arc-ext.c, arc-ext.h,
72 arc-opc.c, arm-dis.c, avr-dis.c, bfin-dis.c, cgen-asm.c,
73 cgen-asm.in, cgen-bitset.c, cgen-dis.c, cgen-dis.in, cgen-ibld.in,
74 cgen-opc.c, cgen-ops.h, cgen.sh, cgen-types.h, cr16-dis.c,
75 cr16-opc.c, cris-dis.c, cris-opc.c, crx-dis.c, crx-opc.c,
76 d10v-dis.c, d10v-opc.c, d30v-dis.c, d30v-opc.c, disassemble.c,
77 dis-buf.c, dis-init.c, dlx-dis.c, h8300-dis.c, h8500-dis.c,
78 h8500-opc.h, hppa-dis.c, i370-dis.c, i370-opc.c, i386-dis.c,
79 i386-gen.c, i386-opc.c, i386-opc.h, i860-dis.c, i960-dis.c,
80 ia64-asmtab.h, ia64-dis.c, ia64-gen.c, ia64-opc-a.c, ia64-opc-b.c,
81 ia64-opc.c, ia64-opc-d.c, ia64-opc-f.c, ia64-opc.h, ia64-opc-i.c,
82 ia64-opc-m.c, ia64-opc-x.c, m10200-dis.c, m10200-opc.c,
83 m10300-dis.c, m10300-opc.c, m68hc11-dis.c, m68hc11-opc.c,
84 m68k-dis.c, m68k-opc.c, m88k-dis.c, maxq-dis.c, mcore-dis.c,
85 mcore-opc.h, mips16-opc.c, mips-dis.c, mips-opc.c, mmix-dis.c,
86 mmix-opc.c, msp430-dis.c, ns32k-dis.c, opintl.h, or32-dis.c,
87 or32-opc.c, pdp11-dis.c, pdp11-opc.c, pj-dis.c, pj-opc.c,
88 ppc-dis.c, ppc-opc.c, s390-dis.c, s390-mkopc.c, s390-opc.c,
89 score-dis.c, score-opc.h, sh64-dis.c, sh64-opc.c, sh64-opc.h,
90 sh-dis.c, sh-opc.h, sparc-dis.c, sparc-opc.c, spu-dis.c,
91 spu-opc.c, sysdep.h, tic30-dis.c, tic4x-dis.c, tic54x-dis.c,
92 tic54x-opc.c, tic80-dis.c, tic80-opc.c, v850-dis.c, v850-opc.c,
93 vax-dis.c, w65-dis.c, w65-opc.h, xtensa-dis.c, z80-dis.c,
94 z8k-dis.c, z8kgen.c: Likewise.
95 * i386-opc.tbl, i386-reg.tbl: Add copyright notice.
96 * aclocal.m4, configure, fr30-asm.c, fr30-desc.c, fr30-desc.h,
97 fr30-dis.c, fr30-ibld.c, fr30-opc.c, fr30-opc.h, frv-asm.c,
98 frv-desc.c, frv-desc.h, frv-dis.c, frv-ibld.c, frv-opc.c,
99 frv-opc.h, i386-tbl.h, ia64-asmtab.c, ip2k-asm.c, ip2k-desc.c,
100 ip2k-desc.h, ip2k-dis.c, ip2k-ibld.c, ip2k-opc.c, ip2k-opc.h,
101 iq2000-asm.c, iq2000-desc.c, iq2000-desc.h, iq2000-dis.c,
102 iq2000-ibld.c, iq2000-opc.c, iq2000-opc.h, m32c-asm.c,
103 m32c-desc.c, m32c-desc.h, m32c-dis.c, m32c-ibld.c, m32c-opc.c,
104 m32c-opc.h, m32r-asm.c, m32r-desc.c, m32r-desc.h, m32r-dis.c,
105 m32r-ibld.c, m32r-opc.c, m32r-opc.h, m32r-opinst.c, mep-asm.c,
106 mep-desc.c, mep-desc.h, mep-dis.c, mep-ibld.c, mep-opc.c,
107 mep-opc.h, mt-asm.c, mt-desc.c, mt-desc.h, mt-dis.c, mt-ibld.c,
108 mt-opc.c, mt-opc.h, openrisc-asm.c, openrisc-desc.c,
109 openrisc-desc.h, openrisc-dis.c, openrisc-ibld.c, openrisc-opc.c,
110 openrisc-opc.h, xc16x-asm.c, xc16x-desc.c, xc16x-desc.h,
111 xc16x-dis.c, xc16x-ibld.c, xc16x-opc.c, xc16x-opc.h,
112 xstormy16-asm.c, xstormy16-desc.c, xstormy16-desc.h,
113 xstormy16-dis.c, xstormy16-ibld.c, xstormy16-opc.c,
114 xstormy16-opc.h, z8k-opc.h: Regenerated
115
ddb341a7
NC		 1162007-07-04 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
117
118 * cr16-dis.c (getcinvstring): Add const qualifier to char *
119 parameter.
120 (print_insn_cr16): Remove cast to char *.
121
afa2158f
NS		 1222007-07-03 Nathan Sidwell <nathan@codesourcery.com>
123
124 * m68k-dis.c (fetch_arg): Add E. Replace length switch with
125 direct masking.
126 (print_ins_arg): Add j & K operand types.
127 (match_insn_m68k): Check and skip initial '.' arg character.
128 (m68k_scan_mask): Likewise.
129 * m68k-opc.c (m68k_opcodes): Add coprocessor instructions.
130
ae351704
AM		 1312007-07-02 Alan Modra <amodra@bigpond.net.au>
132
133 * Makefile.am: Run "make dep-am".
134 * Makefile.in: Regenerate.
135 * aclocal.m4: Regenerate.
136 * config.in: Regenerate.
137 * po/POTFILES.in: Regenerate.
138 * po/opcodes.pot: Regenerate.
139
86b57e31
L		 1402007-06-30 H.J. Lu <hongjiu.lu@intel.com>
141
142 * aclocal.m4: Regenerated.
143 * Makefile.in: Likewise.
144
f85fcb85
L		 1452007-06-29 H.J. Lu <hongjiu.lu@intel.com>
146
147 * i386-reg.tbl: Remove spaces before comments.
148
3d3d428f
NC		 1492007-06-29 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
150
151 * cr16-opc.c: New file.
152 * cr16-dis.c: New file.
153 * Makefile.am: Entries for cr16.
154 * Makefile.in: Regenerate.
155 * cofigure.in: Add cr16 target information.
156 * configure : Regenerate.
157 * disassemble.c: Add cr16 target information.
158
40b8e679
L		 1592007-06-28 H.J. Lu <hongjiu.lu@intel.com>
160
161 * Makefile.am (HFILES): Add i386-opc.h and i386-tbl.h.
162 (CFILES): Add i386-gen.c.
163 (i386-gen): New rule.
164 (i386-gen.o): Likewise.
165 (i386-tbl.h): Likewise.
166 Run "make dep-am".
167 * Makefile.in: Regenerated.
168
169 * i386-gen.c: New file.
170 * i386-opc.tbl: Likewise.
171 * i386-reg.tbl: Likewise.
172 * i386-tbl.h: Likewise.
173
174 * i386-opc.c: Include "i386-tbl.h".
175 (i386_optab): Removed.
176 (i386_regtab): Likewise.
177 (i386_regtab_size): Likewise.
178
cd2cf30b
PB		 1792007-06-26 Paul Brook <paul@codesourcery.com>
180
181 * arm-dis.c (coprocessor_opcodes): Add fmxr/fmrx mvfr0/mvfr1.
182
5f15756d
L		 1832007-06-25 H.J. Lu <hongjiu.lu@intel.com>
184
185 * i386-opc.h (regKludge): Renamed to ...
186 (RegKludge): This.
187
188 * i386-opc.c (i386_optab): Replace regKludge with RegKludge.
189
09a2c6cf
L		 1902007-06-23 H.J. Lu <hongjiu.lu@intel.com>
191
192 PR binutils/4667
193 * i386-dis.c (EX): Removed.
194 (EMd): New.
195 (EMq): Likewise.
196 (EXd): Likewise.
197 (EXq): Likewise.
198 (EXx): Likewise.
199 (PREGRP93...PREGRP97): Likewise.
200 (dis386_twobyte): Updated.
201 (prefix_user_table): Updated. Add PREGRP93...PREGRP97.
202 (OP_EX): Remove Intel syntax handling.
203
ddefa7f5
KH		 2042007-06-18 Nathan Sidwell <nathan@codesourcery.com>
205
206 * m68k-opc.c (m68k_opcodes): Add wdebugl variants.
207
79887925
L		 2082007-06-14 H.J. Lu <hongjiu.lu@intel.com>
209
210 * Makefile.am (ACLOCAL_AMFLAGS): Add -I ../config -I ../bfd.
211
212 * acinclude.m4: Removed.
213
214 * Makefile.in: Regenerated.
215 * doc/Makefile.in: Likewise.
216 * aclocal.m4: Likewise.
217 * configure: Likewise.
218
79d49516
PB		 2192007-06-05 Paul Brook <paul@codesourcery.com>
220
221 * arm-dis.c (thumb32_opcodes): Display writeback ldrd/strd addresses.
222
37ad9514
SE		 2232007-05-24 Steve Ellcey <sje@cup.hp.com>
224
225 * Makefile.in: Regnerate.
226 * configure: Regenerate.
227 * aclocal.m4: Regenerate.
228
65b650b4
AM		 2292007-05-18 Alan Modra <amodra@bigpond.net.au>
230
231 * ppc-dis.c (print_insn_powerpc): Don't skip all operands
232 after setting skip_optional.
233
ea192fa3
PB		 2342007-05-16 Peter Bergner <bergner@vnet.ibm.com>
235
236 * ppc-dis.c (operand_value_powerpc, skip_optional_operands): New.
237 (print_insn_powerpc): Use the new operand_value_powerpc and
238 skip_optional_operands functions to omit or print all optional
239 operands as a group.
240 * ppc-opc.c (BFF, W, XFL_L, XWRA_MASK): New.
241 (XFL_MASK): Delete L and W bits from the mask.
242 (mtfsfi, mtfsfi.): Replace use of BF with BFF. Relpace use of XRA_MASK
243 with XWRA_MASK. Use W.
244 (mtfsf, mtfsf.): Use XFL_L and W.
245
9beff690
L		 2462007-05-14 H.J. Lu <hongjiu.lu@intel.com>
247
248 PR binutils/4502
249 * i386-dis.c (Suffix3DNow): Replace "pfmulhrw" with "pmulhrw".
250
4d67a4d3
L		 2512007-05-10 H.J. Lu <hongjiu.lu@intel.com>
252
253 * i386-opc.h (ShortForm): Redefined.
254 (Jump): Likewise.
255 (JumpDword): Likewise.
256 (JumpByte): Likewise.
257 (JumpInterSegment): Likewise.
258 (FloatMF): Likewise.
259 (FloatR): Likewise.
260 (FloatD): Likewise.
261 (Size16): Likewise.
262 (Size32): Likewise.
263 (Size64): Likewise.
264 (IgnoreSize): Likewise.
265 (DefaultSize): Likewise.
266 (No_bSuf): Likewise.
267 (No_wSuf): Likewise.
268 (No_lSuf): Likewise.
269 (No_sSuf): Likewise.
270 (No_qSuf): Likewise.
271 (No_xSuf): Likewise.
272 (FWait): Likewise.
273 (IsString): Likewise.
274 (regKludge): Likewise.
275 (IsPrefix): Likewise.
276 (ImmExt): Likewise.
277 (NoRex64): Likewise.
278 (Rex64): Likewise.
279 (Ugh): Likewise.
280
8de28984
L		 2812007-05-07 H.J. Lu <hongjiu.lu@intel.com>
282
283 * i386-dis.c (threebyte_0x38_uses_DATA_prefix): Correct entries
284 for some SSE4 instructions.
285 (threebyte_0x3a_uses_DATA_prefix): Likewise.
286
20592a94
L		 2872007-05-03 H.J. Lu <hongjiu.lu@intel.com>
288
289 * i386-dis.c (CRC32_Fixup): Don't print suffix in Intel mode.
290
291 * i386-opc.c (i386_optab): Remove IgnoreSize and correct operand
292 type for crc32.
293
9344ff29
L		 2942007-05-01 H.J. Lu <hongjiu.lu@intel.com>
295
296 * i386-dis.c (CRC32_Fixup): Properly handle Intel mode and
297 check data size prefix in 16bit mode.
298
299 * i386-opc.c (i386_optab): Default crc32 to non-8bit and
300 support Intel mode.
301
53289dcd 3022007-04-30 Mark Salter <msalter@redhat.com>
65b650b4 303
53289dcd
MS		 304 * frv-desc.c: Regenerate.
305 * frv-desc.h: Regenerate.
65b650b4 306
eb42fac1
AM		 3072007-04-30 Alan Modra <amodra@bigpond.net.au>
308
309 PR 4436
310 * ppc-opc.c (powerpc_operands): Correct bitm for second entry of MBE.
311
484c222e
L		 3122007-04-27 H.J. Lu <hongjiu.lu@intel.com>
313
314 * i386-dis.c (modrm): Put reg before rm.
315
5d669648
L		 3162007-04-26 H.J. Lu <hongjiu.lu@intel.com>
317
318 PR binutils/4430
319 * i386-dis.c (print_displacement): New.
320 (OP_E): Call print_displacement instead of print_operand_value
321 to output displacement when either base or index exist. Print
322 the explicit zero displacement in 16bit mode.
323
185b1163
L		 3242007-04-26 H.J. Lu <hongjiu.lu@intel.com>
325
326 PR binutils/4429
327 * i386-dis.c (print_insn): Also swap the order of op_riprel
328 when swapping op_index. Break when the RIP relative address
329 is printed.
330 (OP_E): Properly handle RIP relative addressing and print the
331 explicit zero displacement for Intel mode.
332
eddc20ad
AM		 3332007-04-27 Alan Modra <amodra@bigpond.net.au>
334
335 * Makefile.am: Run "make dep-am".
336 * Makefile.in: Regenerate.
337 * ns32k-dis.c: Include sysdep.h first.
338
dacc8b01
MS		 3392007-04-24 Andreas Krebbel <krebbel1@de.ibm.com>
340
341 * opcodes/s390-opc.c (MASK_SSF_RRDRD): Fourth nybble belongs to the
342 opcode.
eddc20ad
AM		 343 * opcodes/s390-opc.txt (pfpo, ectg, csst): Add new z9-ec instructions.
344
fbb92301
NC		 3452007-04-24 Nick Clifton <nickc@redhat.com>
346
347 * arm-dis.c (print_insn): Initialise type.
348
4c273957
AM		 3492007-04-24 Alan Modra <amodra@bigpond.net.au>
350
351 * cgen-types.h: Include bfd_stdint.h, not stdint.h.
352 * Makefile.am: Run "make dep-am".
353 * Makefile.in: Regenerate.
354
9a2e615a
NS		 3552007-04-23 Nathan Sidwell <nathan@codesourcery.com>
356
357 * m68k-opc.c: Mark mcfisa_c instructions.
358
37b37b2d
RE		 3592007-04-21 Richard Earnshaw <rearnsha@arm.com>
360
361 * arm-dis.c (arm_opcodes): Disassemble to unified syntax.
362 (thumb_opcodes): Add missing white space in adr.
65b650b4 363 (arm_decode_shift): New parameter, print_shift. Only decode the
37b37b2d
RE		 364 shift parameter if set. Adjust callers.
365 (print_insn_arm): Support for operand type q with no shift decode.
366
717bbdf1
AM		 3672007-04-21 Alan Modra <amodra@bigpond.net.au>
368
db557034
AM		 369 * i386-opc.c (i386_float_regtab, i386_float_regtab_size): Delete.
370 Move contents to..
371 (i386_regtab): ..here.
372 * i386-opc.h (i386_float_regtab, i386_float_regtab_size): Delete.
373
717bbdf1
AM		 374 * ppc-opc.c (powerpc_operands): Delete duplicate entries.
375 (BA_MASK, FXM_MASK, STRM_MASK, VA_MASK, VB_MASK, VC_MASK): Delete.
376 (VD_MASK, WS_MASK, MTMSRD_L, XRT_L): Delete.
377 (powerpc_opcodes): Replace uses of MTMSRD_L and XRT_L.
378
78336706
NS		 3792007-04-20 Nathan Sidwell <nathan@codesourcery.com>
380
381 * m68k-dis.c (print_insn_arg): Show c04 as rambar0 and c05 as
382 rambar1.
383
b84bf58a
AM		 3842007-04-20 Alan Modra <amodra@bigpond.net.au>
385
386 * ppc-dis.c (print_insn_powerpc): Adjust for struct powerpc_operand
387 change.
388 * ppc-opc.c (powerpc_operands): Replace bit count with bit mask
389 in all entries. Add PPC_OPERAND_SIGNED to DE entry. Remove
390 references to following deleted functions.
391 (insert_bd, extract_bd, insert_dq, extract_dq): Delete.
392 (insert_ds, extract_ds, insert_de, extract_de): Delete.
393 (insert_des, extract_des, insert_li, extract_li): Delete.
394 (insert_nb, insert_rsq, insert_rtq, insert_ev2, extract_ev2): Delete.
395 (insert_ev4, extract_ev4, insert_ev8, extract_ev8): Delete.
396 (num_powerpc_operands): New constant.
397 (XSPRG_MASK): Remove entire SPRG field.
398 (powerpc_opcodes <bcctre, bcctrel>): Use XLBB_MASK not XLYBB_MASK.
399
0bbdef92
AM		 4002007-04-20 Alan Modra <amodra@bigpond.net.au>
401
402 * ppc-opc.c (DCM, DGM, TE, RMC, R, SP, S): Correct shift.
403 (Z2_MASK): Define.
404 (powerpc_opcodes): Use Z2_MASK in all insns taking RMC operand.
405
86ad2a13
RE		 4062007-04-20 Richard Earnshaw <rearnsha@arm.com>
407
408 * arm-dis.c (print_insn): Only look for a mapping symbol in the section
409 being disassembled.
410
a33e055d
AM		 4112007-04-19 Alan Modra <amodra@bigpond.net.au>
412
413 * Makefile.am: Run "make dep-am".
414 * Makefile.in: Regenerate.
415 * po/POTFILES.in: Regenerate.
416
360b1600
AM		 4172007-04-19 Alan Modra <amodra@bigpond.net.au>
418
419 * ppc-opc.c (powerpc_opcodes): Add cctpl, cctpm, cctph, db8cyc,
420 db10cyc, db12cyc, db16cyc.
421
b20ae55e
AM		 4222007-04-19 Nathan Froyd <froydnj@codesourcery.com>
423
424 * ppc-opc.c (powerpc_opcodes): Recognize three-operand tlbsxe.
425
381d071f
L		 4262007-04-18 H.J. Lu <hongjiu.lu@intel.com>
427
428 * i386-dis.c (CRC32_Fixup): New.
429 (PREGRP85, PREGRP86, PREGRP87, PREGRP88, PREGRP89, PREGRP90,
430 PREGRP91): New.
431 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.2.
432 (threebyte_0x3a_uses_DATA_prefix): Likewise.
433 (prefix_user_table): Add PREGRP85, PREGRP86, PREGRP87,
434 PREGRP88, PREGRP89, PREGRP90 and PREGRP91.
435 (three_byte_table): Likewise.
436
437 * i386-opc.c (i386_optab): Add SSE4.2 opcodes.
438
f6fdceb7 439 * i386-opc.h (CpuSSE4_2): New.
381d071f
L		 440 (CpuSSE4): Likewise.
441 (CpuUnknownFlags): Add CpuSSE4_2.
442
42903f7f
L		 4432007-04-18 H.J. Lu <hongjiu.lu@intel.com>
444
445 * i386-dis.c (XMM_Fixup): New.
446 (Edqb): New.
447 (Edqd): New.
448 (XMM0): New.
449 (dqb_mode): New.
450 (dqd_mode): New.
451 (PREGRP39 ... PREGRP85): New.
452 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.
453 (threebyte_0x3a_uses_DATA_prefix): Likewise.
454 (prefix_user_table): Add PREGRP39 ... PREGRP85.
455 (three_byte_table): Likewise.
456 (putop): Handle 'K'.
457 (intel_operand_size): Handle dqb_mode, dqd_mode):
458 (OP_E): Likewise.
459 (OP_G): Likewise.
460
461 * i386-opc.c (i386_optab): Add SSE4.1 opcodes.
462
463 * i386-opc.h (CpuSSE4_1): New.
464 (CpuUnknownFlags): Add CpuSSE4_1.
465 (regKludge): Update comment.
466
ee5c21a0
DJ		 4672007-04-18 Matthias Klose <doko@ubuntu.com>
468
469 * Makefile.am (libopcodes_la_LDFLAGS): Use bfd soversion.
470 * Makefile.in: Regenerate.
471
b7d19ba6
SE		 4722007-04-14 Steve Ellcey <sje@cup.hp.com>
473
474 * Makefile.am: Add ACLOCAL_AMFLAGS.
475 * Makefile.in: Regenerate.
476
246c51aa
L		 4772007-04-13 H.J. Lu <hongjiu.lu@intel.com>
478
479 * i386-dis.c: Remove trailing white spaces.
6e26e51a
L		 480 * i386-opc.c: Likewise.
481 * i386-opc.h: Likewise.
246c51aa 482
7967e09e
L		 4832007-04-11 H.J. Lu <hongjiu.lu@intel.com>
484
485 PR binutils/4333
486 * i386-dis.c (GRP1a): New.
487 (GRP1b ... GRPPADLCK2): Update index.
488 (dis386): Use GRP1a for entry 0x8f.
489 (mod, rm, reg): Removed. Replaced by ...
490 (modrm): This.
491 (grps): Add GRP1a.
492
56dc1f8a
KH		 4932007-04-09 Kazu Hirata <kazu@codesourcery.com>
494
495 * m68k-dis.c (print_insn_m68k): Restore info->fprintf_func and
496 info->print_address_func if longjmp is called.
497
144f4bc6
DD		 4982007-03-29 DJ Delorie <dj@redhat.com>
499
500 * m32c-desc.c: Regenerate.
501 * m32c-dis.c: Regenerate.
502 * m32c-opc.c: Regenerate.
503
e72cf3ec
L		 5042007-03-28 H.J. Lu <hongjiu.lu@intel.com>
505
506 * i386-opc.c (i386_optab): Change InvMem to RegMem for mov and
507 movq. Remove InvMem from sldt, smsw and str.
508
509 * i386-opc.h (InvMem): Renamed to ...
510 (RegMem): Update comments.
511 (AnyMem): Remove InvMem.
512
831480e9 5132007-03-27 Paul Brook <paul@codesourcery.com>
b74ed8f5 514
b74ed8f5
PB		 515 * arm-dis.c (thumb_opcodes): Add entry for undefined insns (0xbe??).
516
4146fd53
PB		 5172007-03-24 Paul Brook <paul@codesourcery.com>
518
519 * arm-dis.c (coprocessor_opcodes): Remove superfluous 0x.
520 (print_insn_coprocessor): Handle %<bitfield>x.
521
b6702015 5222007-03-24 Paul Brook <paul@codesourcery.com>
e72cf3ec 523 Mark Shinwell <shinwell@codesourcery.com>
b6702015
PB		 524
525 * arm-dis.c (arm_opcodes): Print SRS base register.
526
831480e9 5272007-03-23 H.J. Lu <hongjiu.lu@intel.com>
0003779b
L		 528
529 * i386-dis.c (prefix_name): Replace rex64XYZ with rex.WRXB.
530
531 * i386-opc.c (i386_optab): Add rex.wrxb.
532
831480e9 5332007-03-21 H.J. Lu <hongjiu.lu@intel.com>
161a04f6
L		 534
535 * i386-dis.c (REX_MODE64): Remove definition.
536 (REX_EXTX): Likewise.
537 (REX_EXTY): Likewise.
538 (REX_EXTZ): Likewise.
539 (USED_REX): Use REX_OPCODE instead of 0x40.
540 Replace REX_MODE64, REX_EXTX, REX_EXTY and REX_EXTZ with REX_W,
541 REX_R, REX_X and REX_B respectively.
542
831480e9 5432007-03-21 H.J. Lu <hongjiu.lu@intel.com>
8b38ad71
L		 544
545 PR binutils/4218
546 * i386-dis.c (PREGRP38): New.
547 (dis386): Use PREGRP38 for 0x90.
548 (prefix_user_table): Add PREGRP38.
549 (print_insn): Set uses_REPZ_prefix to 1 for pause.
550 (NOP_Fixup1): Properly handle REX bits.
551 (NOP_Fixup2): Likewise.
552
553 * i386-opc.c (i386_optab): Allow %eax with xchg in 64bit.
554 Allow register with nop.
555
75b06e7b
DD		 5562007-03-20 DJ Delorie <dj@redhat.com>
557
558 * m32c-asm.c: Regenerate.
559 * m32c-desc.c: Regenerate.
560 * m32c-desc.h: Regenerate.
561 * m32c-dis.h: Regenerate.
562 * m32c-ibld.c: Regenerate.
563 * m32c-opc.c: Regenerate.
564 * m32c-opc.h: Regenerate.
565
c3fe08fa
L		 5662007-03-15 H.J. Lu <hongjiu.lu@intel.com>
567
568 * i386-opc.c: Include "libiberty.h".
569 (i386_regtab): Remove the last entry.
570 (i386_regtab_size): New.
571 (i386_float_regtab_size): Likewise.
572
573 * i386-opc.h (i386_regtab_size): New.
574 (i386_float_regtab_size): Likewise.
575
0b1cf022
L		 5762007-03-15 H.J. Lu <hongjiu.lu@intel.com>
577
578 * Makefile.am (CFILES): Add i386-opc.c.
579 (ALL_MACHINES): Add i386-opc.lo.
580 Run "make dep-am".
581 * Makefile.in: Regenerated.
582
583 * configure.in: Add i386-opc.lo for bfd_i386_arch.
584 * configure: Regenerated.
585
586 * i386-dis.c: Include "opcode/i386.h".
587 (MAXLEN): Renamed to MAX_MNEM_SIZE. Remove definition.
588 (FWAIT_OPCODE): Remove definition.
589 (UNIXWARE_COMPAT): Renamed to SYSV386_COMPAT. Remove definition.
590 (MAX_OPERANDS): Remove definition.
591
592 * i386-opc.c: New file.
593 * i386-opc.h: Likewise.
594
56eced12
L		 5952007-03-15 H.J. Lu <hongjiu.lu@intel.com>
596
597 * Makefile.in: Regenerated.
598
6f74c397
L		 5992007-03-09 H.J. Lu <hongjiu.lu@intel.com>
600
601 * i386-dis.c (OP_Rd): Renamed to ...
602 (OP_R): This.
603 (Rd): Updated.
604 (Rm): Likewise.
605
a6d04ec4
AM		 6062007-03-08 Alan Modra <amodra@bigpond.net.au>
607
1620f33d
AM		 608 * fr30-asm.c: Regenerate.
609 * frv-asm.c: Regenerate.
610 * ip2k-asm.c: Regenerate.
611 * iq2000-asm.c: Regenerate.
612 * m32c-asm.c: Regenerate.
613 * m32r-asm.c: Regenerate.
614 * m32r-dis.c: Regenerate.
615 * mt-asm.c: Regenerate.
616 * mt-ibld.c: Regenerate.
617 * mt-opc.c: Regenerate.
618 * openrisc-asm.c: Regenerate.
619 * xc16x-asm.c: Regenerate.
620 * xstormy16-asm.c: Regenerate.
621
a6d04ec4
AM		 622 * Makefile.am: Run "make dep-am".
623 * Makefile.in: Regenerate.
624 * po/POTFILES.in: Regenerate.
625
b5639b37
MS		 6262007-03-06 Andreas Krebbel <krebbel1@de.ibm.com>
627
628 * opcodes/s390-opc.c (INSTR_RRE_FR, INSTR_RRF_F0FF2, INSTR_RRF_F0FR,
629 INSTR_RRF_UUFF, INSTR_RRF_0UFF, INSTR_RRF_FFFU, INSTR_RRR_F0FF): New
630 instruction formats added.
631 (MASK_RRE_FR, MASK_RRF_F0FF2, MASK_RRF_F0FR, MASK_RRF_UUFF,
632 MASK_RRF_0UFF, MASK_RRF_FFFU, MASK_RRR_F0FF): New instruction format
633 masks added.
634 * opcodes/s390-opc.txt (lpdfr - tgxt): Decimal floating point
635 instructions added.
636 * opcodes/s390-mkopc.c (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
637 (main): z9-ec cpu type option added.
638 * include/opcode/s390.h (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
639
b2e818b7
DD		 6402007-02-22 DJ Delorie <dj@redhat.com>
641
642 * s390-opc.c (INSTR_SS_L2RDRD): New.
643 (MASK_SS_L2RDRD): New.
644 * s390-opc.txt (pka): Use it.
645
8b082fb1
TS		 6462007-02-20 Thiemo Seufer <ths@mips.com>
647 Chao-Ying Fu <fu@mips.com>
648
649 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
650 (print_insn_args): Add support for balign instruction.
651 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
652 (mips_builtin_opcodes): Add DSP R2 instructions.
653
929e4d1a
MS		 6542007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
655
656 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
657 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
658 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
659 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
660
b8e55848
MS		 6612007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
662
663 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
664 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
665 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
666 and sfpc.
667
af692060
NC		 6682007-02-16 Nick Clifton <nickc@redhat.com>
669
670 PR binutils/4045
671 * avr-dis.c (comment_start): New variable, contains the prefix to
672 use when printing addresses in comments.
673 (print_insn_avr): Set comment_start to an empty space if there is
674 no symbol table available as the generic address printing code
675 will prefix the numeric value of the address with 0x.
676
ce518a5f
L		 6772007-02-13 H.J. Lu <hongjiu.lu@intel.com>
678
679 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
680 in struct dis386.
681
bd2f2e55 6822007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB		 683 Richard Sandiford <rsandifo@redhat.com>
684 DJ Delorie <dj@redhat.com>
685 Graydon Hoare <graydon@redhat.com>
686 Frank Ch. Eigler <fche@redhat.com>
687 Ben Elliston <bje@redhat.com>
688
689 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
690 (CFILES): Add mep-*.c
691 (ALL_MACHINES): Add mep-*.lo.
692 (CLEANFILES): Add stamp-mep.
693 (CGEN_CPUS): Add mep.
694 (MEP_DEPS): New variable.
695 (mep-*): New targets.
696 * configure.in: Handle bfd_mep_arch.
697 * disassemble.c (ARCH_mep): New macro.
698 (disassembler): Handle bfd_arch_mep.
699 (disassemble_init_for_target): Likewise.
700 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB		 701 * Makefile.in: Regenerated.
702 * configure: Regenerated.
703
eb7834a6 7042007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L		 705
706 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
707 wrap around within the same segment in 16bit mode.
708
eb7834a6 7092007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L		 710
711 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
712 prefix.
713
c4f5c3d7
L		 7142007-02-02 H.J. Lu <hongjiu.lu@intel.com>
715
716 * avr-dis.c (avr_operand): Correct PR number in comment.
717
fc523535 7182007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L		 719
720 * disassemble.c (disassembler_usage): Call
721 print_i386_disassembler_options for i386 disassembler.
722
723 * i386-dis.c (print_i386_disassembler_options): New.
724 (print_insn): Support the new addr64 option.
725
64a3a6fc
NC		 7262007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
727
728 * ppc-dis.c (powerpc_dialect): Handle ppc440.
729 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
730 be used.
731
ba4e851b
AM		 7322007-02-02 Alan Modra <amodra@bigpond.net.au>
733
734 * ppc-opc.c (insert_bdm): -Many comment.
735 (valid_bo): Add "extract" param. Accept both powerpc and power4
736 BO fields when disassembling with -Many.
737 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
738
3bdcfdf4
KH		 7392007-01-08 Kazu Hirata <kazu@codesourcery.com>
740
741 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
742 cpu32 | fido_a except on tbl instructions.
743
a028a6f5
PB		 7442007-01-04 Paul Brook <paul@codesourcery.com>
745
746 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
747
baee4c9e
AS		 7482007-01-04 Andreas Schwab <schwab@suse.de>
749
750 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
751
62ac925e
JB		 7522007-01-04 Julian Brown <julian@codesourcery.com>
753
754 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
755 vqrshl instructions.
756
10a2343e 757For older changes see ChangeLog-2006
252b5132
RH		 758\f
759Local Variables:
2f6d2f85
NC		 760mode: change-log
761left-margin: 8
762fill-column: 74
252b5132
RH		 763version-control: never
764End:
GDB Binutils - Deliverables
This page took 0.412266 seconds and 4 git commands to generate.