2007-07-31 Michael Snyder <msnyder@access-company.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
8976381e
L
12007-07-29 H.J. Lu <hongjiu.lu@intel.com>
2
3 PR binutils/4834
4 * i386-dis.c (EXw): New.
5 (prefix_user_table): Updated to use EXw, EXd and EXq for SSE4
6 instructions when appropriated.
7
09335d05
L
82007-07-28 H.J. Lu <hongjiu.lu@intel.com>
9
59d5bbeb 10 PR binutils/4834
09335d05
L
11 * i386-dis.c (Eq): New.
12 (EMC): Renamed to ...
13 (EMCq): This. Use q_mode instead of v_mode.
14 (prefix_user_table): Updated to use EXd, EXq, EMCq, Ed and Eq
15 when appropriated.
16
231af070
L
172007-07-28 H.J. Lu <hongjiu.lu@intel.com>
18
19 * i386-dis.c (dis386_twobyte): Change "movd" to "movK".
20 (prefix_user_table): Likewise. Use EXq instead of EXx on
21 "movq".
22
33e8d5ac
NS
232007-07-27 Nathan Sidwell <nathan@codesourcery.com>
24
25 * ppc-opc (PPC7450): New.
26 (powerpc_opcodes): Use it in dcba.
27
6baf3772
L
282007-07-24 H.J. Lu <hongjiu.lu@intel.com>
29
30 * i386-gen.c (main): Print a newline after copyright notice.
31
c908d778
NC
322007-07-19 Nick Clifton <nickc@redhat.com>
33
34 PR binutils/4801
35 * maxq-dis.c (get_reg_name): Fix the scan of the
36 mem_access_syntax_table.
37
14051056
L
382007-07-16 H.J. Lu <hongjiu.lu@intel.com>
39
40 * i386-dis.c (EMq): Removed.
41 (EMx): New.
42 (prefix_user_table): Replace EMq with EMx.
43
80f2eaf0
NC
442007-07-16 Nick Clifton <nickc@redhat.com>
45
46 * po/nl.po: Updated translation.
47
7353bd54
NC
482007-07-12 Nick Clifton <nickc@redhat.com>
49
50 * po/vi.po: Updated translation.
51 * po/nl.po: Updated translation.
52
e8d39116
L
532007-07-06 Mark Kettenis <kettenis@gnu.org>
54 H.J. Lu <hongjiu.lu@intel.com>
55
56 * Makefile.am (i386-tbl.h): Add $(srcdir)/ to target.
57 (ia64-asmtab.c): Likewise.
58 * Makefile.in: Regenerate.
59
033ca630
L
602007-07-05 H.J. Lu <hongjiu.lu@intel.com>
61
62 * aclocal.m4: Regenerated.
63
9b201bb5
NC
642007-07-04 Nick Clifton <nickc@redhat.com>
65
66 * alpha-dis.c: Update copyright notice to refer to GPLv3.
67 * alpha-opc.c, arc-dis.c, arc-dis.h, arc-ext.c, arc-ext.h,
68 arc-opc.c, arm-dis.c, avr-dis.c, bfin-dis.c, cgen-asm.c,
69 cgen-asm.in, cgen-bitset.c, cgen-dis.c, cgen-dis.in, cgen-ibld.in,
70 cgen-opc.c, cgen-ops.h, cgen.sh, cgen-types.h, cr16-dis.c,
71 cr16-opc.c, cris-dis.c, cris-opc.c, crx-dis.c, crx-opc.c,
72 d10v-dis.c, d10v-opc.c, d30v-dis.c, d30v-opc.c, disassemble.c,
73 dis-buf.c, dis-init.c, dlx-dis.c, h8300-dis.c, h8500-dis.c,
74 h8500-opc.h, hppa-dis.c, i370-dis.c, i370-opc.c, i386-dis.c,
75 i386-gen.c, i386-opc.c, i386-opc.h, i860-dis.c, i960-dis.c,
76 ia64-asmtab.h, ia64-dis.c, ia64-gen.c, ia64-opc-a.c, ia64-opc-b.c,
77 ia64-opc.c, ia64-opc-d.c, ia64-opc-f.c, ia64-opc.h, ia64-opc-i.c,
78 ia64-opc-m.c, ia64-opc-x.c, m10200-dis.c, m10200-opc.c,
79 m10300-dis.c, m10300-opc.c, m68hc11-dis.c, m68hc11-opc.c,
80 m68k-dis.c, m68k-opc.c, m88k-dis.c, maxq-dis.c, mcore-dis.c,
81 mcore-opc.h, mips16-opc.c, mips-dis.c, mips-opc.c, mmix-dis.c,
82 mmix-opc.c, msp430-dis.c, ns32k-dis.c, opintl.h, or32-dis.c,
83 or32-opc.c, pdp11-dis.c, pdp11-opc.c, pj-dis.c, pj-opc.c,
84 ppc-dis.c, ppc-opc.c, s390-dis.c, s390-mkopc.c, s390-opc.c,
85 score-dis.c, score-opc.h, sh64-dis.c, sh64-opc.c, sh64-opc.h,
86 sh-dis.c, sh-opc.h, sparc-dis.c, sparc-opc.c, spu-dis.c,
87 spu-opc.c, sysdep.h, tic30-dis.c, tic4x-dis.c, tic54x-dis.c,
88 tic54x-opc.c, tic80-dis.c, tic80-opc.c, v850-dis.c, v850-opc.c,
89 vax-dis.c, w65-dis.c, w65-opc.h, xtensa-dis.c, z80-dis.c,
90 z8k-dis.c, z8kgen.c: Likewise.
91 * i386-opc.tbl, i386-reg.tbl: Add copyright notice.
92 * aclocal.m4, configure, fr30-asm.c, fr30-desc.c, fr30-desc.h,
93 fr30-dis.c, fr30-ibld.c, fr30-opc.c, fr30-opc.h, frv-asm.c,
94 frv-desc.c, frv-desc.h, frv-dis.c, frv-ibld.c, frv-opc.c,
95 frv-opc.h, i386-tbl.h, ia64-asmtab.c, ip2k-asm.c, ip2k-desc.c,
96 ip2k-desc.h, ip2k-dis.c, ip2k-ibld.c, ip2k-opc.c, ip2k-opc.h,
97 iq2000-asm.c, iq2000-desc.c, iq2000-desc.h, iq2000-dis.c,
98 iq2000-ibld.c, iq2000-opc.c, iq2000-opc.h, m32c-asm.c,
99 m32c-desc.c, m32c-desc.h, m32c-dis.c, m32c-ibld.c, m32c-opc.c,
100 m32c-opc.h, m32r-asm.c, m32r-desc.c, m32r-desc.h, m32r-dis.c,
101 m32r-ibld.c, m32r-opc.c, m32r-opc.h, m32r-opinst.c, mep-asm.c,
102 mep-desc.c, mep-desc.h, mep-dis.c, mep-ibld.c, mep-opc.c,
103 mep-opc.h, mt-asm.c, mt-desc.c, mt-desc.h, mt-dis.c, mt-ibld.c,
104 mt-opc.c, mt-opc.h, openrisc-asm.c, openrisc-desc.c,
105 openrisc-desc.h, openrisc-dis.c, openrisc-ibld.c, openrisc-opc.c,
106 openrisc-opc.h, xc16x-asm.c, xc16x-desc.c, xc16x-desc.h,
107 xc16x-dis.c, xc16x-ibld.c, xc16x-opc.c, xc16x-opc.h,
108 xstormy16-asm.c, xstormy16-desc.c, xstormy16-desc.h,
109 xstormy16-dis.c, xstormy16-ibld.c, xstormy16-opc.c,
110 xstormy16-opc.h, z8k-opc.h: Regenerated
111
ddb341a7
NC
1122007-07-04 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
113
114 * cr16-dis.c (getcinvstring): Add const qualifier to char *
115 parameter.
116 (print_insn_cr16): Remove cast to char *.
117
afa2158f
NS
1182007-07-03 Nathan Sidwell <nathan@codesourcery.com>
119
120 * m68k-dis.c (fetch_arg): Add E. Replace length switch with
121 direct masking.
122 (print_ins_arg): Add j & K operand types.
123 (match_insn_m68k): Check and skip initial '.' arg character.
124 (m68k_scan_mask): Likewise.
125 * m68k-opc.c (m68k_opcodes): Add coprocessor instructions.
126
ae351704
AM
1272007-07-02 Alan Modra <amodra@bigpond.net.au>
128
129 * Makefile.am: Run "make dep-am".
130 * Makefile.in: Regenerate.
131 * aclocal.m4: Regenerate.
132 * config.in: Regenerate.
133 * po/POTFILES.in: Regenerate.
134 * po/opcodes.pot: Regenerate.
135
86b57e31
L
1362007-06-30 H.J. Lu <hongjiu.lu@intel.com>
137
138 * aclocal.m4: Regenerated.
139 * Makefile.in: Likewise.
140
f85fcb85
L
1412007-06-29 H.J. Lu <hongjiu.lu@intel.com>
142
143 * i386-reg.tbl: Remove spaces before comments.
144
3d3d428f
NC
1452007-06-29 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
146
147 * cr16-opc.c: New file.
148 * cr16-dis.c: New file.
149 * Makefile.am: Entries for cr16.
150 * Makefile.in: Regenerate.
151 * cofigure.in: Add cr16 target information.
152 * configure : Regenerate.
153 * disassemble.c: Add cr16 target information.
154
40b8e679
L
1552007-06-28 H.J. Lu <hongjiu.lu@intel.com>
156
157 * Makefile.am (HFILES): Add i386-opc.h and i386-tbl.h.
158 (CFILES): Add i386-gen.c.
159 (i386-gen): New rule.
160 (i386-gen.o): Likewise.
161 (i386-tbl.h): Likewise.
162 Run "make dep-am".
163 * Makefile.in: Regenerated.
164
165 * i386-gen.c: New file.
166 * i386-opc.tbl: Likewise.
167 * i386-reg.tbl: Likewise.
168 * i386-tbl.h: Likewise.
169
170 * i386-opc.c: Include "i386-tbl.h".
171 (i386_optab): Removed.
172 (i386_regtab): Likewise.
173 (i386_regtab_size): Likewise.
174
cd2cf30b
PB
1752007-06-26 Paul Brook <paul@codesourcery.com>
176
177 * arm-dis.c (coprocessor_opcodes): Add fmxr/fmrx mvfr0/mvfr1.
178
5f15756d
L
1792007-06-25 H.J. Lu <hongjiu.lu@intel.com>
180
181 * i386-opc.h (regKludge): Renamed to ...
182 (RegKludge): This.
183
184 * i386-opc.c (i386_optab): Replace regKludge with RegKludge.
185
09a2c6cf
L
1862007-06-23 H.J. Lu <hongjiu.lu@intel.com>
187
188 PR binutils/4667
189 * i386-dis.c (EX): Removed.
190 (EMd): New.
191 (EMq): Likewise.
192 (EXd): Likewise.
193 (EXq): Likewise.
194 (EXx): Likewise.
195 (PREGRP93...PREGRP97): Likewise.
196 (dis386_twobyte): Updated.
197 (prefix_user_table): Updated. Add PREGRP93...PREGRP97.
198 (OP_EX): Remove Intel syntax handling.
199
ddefa7f5
KH
2002007-06-18 Nathan Sidwell <nathan@codesourcery.com>
201
202 * m68k-opc.c (m68k_opcodes): Add wdebugl variants.
203
79887925
L
2042007-06-14 H.J. Lu <hongjiu.lu@intel.com>
205
206 * Makefile.am (ACLOCAL_AMFLAGS): Add -I ../config -I ../bfd.
207
208 * acinclude.m4: Removed.
209
210 * Makefile.in: Regenerated.
211 * doc/Makefile.in: Likewise.
212 * aclocal.m4: Likewise.
213 * configure: Likewise.
214
79d49516
PB
2152007-06-05 Paul Brook <paul@codesourcery.com>
216
217 * arm-dis.c (thumb32_opcodes): Display writeback ldrd/strd addresses.
218
37ad9514
SE
2192007-05-24 Steve Ellcey <sje@cup.hp.com>
220
221 * Makefile.in: Regnerate.
222 * configure: Regenerate.
223 * aclocal.m4: Regenerate.
224
65b650b4
AM
2252007-05-18 Alan Modra <amodra@bigpond.net.au>
226
227 * ppc-dis.c (print_insn_powerpc): Don't skip all operands
228 after setting skip_optional.
229
ea192fa3
PB
2302007-05-16 Peter Bergner <bergner@vnet.ibm.com>
231
232 * ppc-dis.c (operand_value_powerpc, skip_optional_operands): New.
233 (print_insn_powerpc): Use the new operand_value_powerpc and
234 skip_optional_operands functions to omit or print all optional
235 operands as a group.
236 * ppc-opc.c (BFF, W, XFL_L, XWRA_MASK): New.
237 (XFL_MASK): Delete L and W bits from the mask.
238 (mtfsfi, mtfsfi.): Replace use of BF with BFF. Relpace use of XRA_MASK
239 with XWRA_MASK. Use W.
240 (mtfsf, mtfsf.): Use XFL_L and W.
241
9beff690
L
2422007-05-14 H.J. Lu <hongjiu.lu@intel.com>
243
244 PR binutils/4502
245 * i386-dis.c (Suffix3DNow): Replace "pfmulhrw" with "pmulhrw".
246
4d67a4d3
L
2472007-05-10 H.J. Lu <hongjiu.lu@intel.com>
248
249 * i386-opc.h (ShortForm): Redefined.
250 (Jump): Likewise.
251 (JumpDword): Likewise.
252 (JumpByte): Likewise.
253 (JumpInterSegment): Likewise.
254 (FloatMF): Likewise.
255 (FloatR): Likewise.
256 (FloatD): Likewise.
257 (Size16): Likewise.
258 (Size32): Likewise.
259 (Size64): Likewise.
260 (IgnoreSize): Likewise.
261 (DefaultSize): Likewise.
262 (No_bSuf): Likewise.
263 (No_wSuf): Likewise.
264 (No_lSuf): Likewise.
265 (No_sSuf): Likewise.
266 (No_qSuf): Likewise.
267 (No_xSuf): Likewise.
268 (FWait): Likewise.
269 (IsString): Likewise.
270 (regKludge): Likewise.
271 (IsPrefix): Likewise.
272 (ImmExt): Likewise.
273 (NoRex64): Likewise.
274 (Rex64): Likewise.
275 (Ugh): Likewise.
276
8de28984
L
2772007-05-07 H.J. Lu <hongjiu.lu@intel.com>
278
279 * i386-dis.c (threebyte_0x38_uses_DATA_prefix): Correct entries
280 for some SSE4 instructions.
281 (threebyte_0x3a_uses_DATA_prefix): Likewise.
282
20592a94
L
2832007-05-03 H.J. Lu <hongjiu.lu@intel.com>
284
285 * i386-dis.c (CRC32_Fixup): Don't print suffix in Intel mode.
286
287 * i386-opc.c (i386_optab): Remove IgnoreSize and correct operand
288 type for crc32.
289
9344ff29
L
2902007-05-01 H.J. Lu <hongjiu.lu@intel.com>
291
292 * i386-dis.c (CRC32_Fixup): Properly handle Intel mode and
293 check data size prefix in 16bit mode.
294
295 * i386-opc.c (i386_optab): Default crc32 to non-8bit and
296 support Intel mode.
297
53289dcd 2982007-04-30 Mark Salter <msalter@redhat.com>
65b650b4 299
53289dcd
MS
300 * frv-desc.c: Regenerate.
301 * frv-desc.h: Regenerate.
65b650b4 302
eb42fac1
AM
3032007-04-30 Alan Modra <amodra@bigpond.net.au>
304
305 PR 4436
306 * ppc-opc.c (powerpc_operands): Correct bitm for second entry of MBE.
307
484c222e
L
3082007-04-27 H.J. Lu <hongjiu.lu@intel.com>
309
310 * i386-dis.c (modrm): Put reg before rm.
311
5d669648
L
3122007-04-26 H.J. Lu <hongjiu.lu@intel.com>
313
314 PR binutils/4430
315 * i386-dis.c (print_displacement): New.
316 (OP_E): Call print_displacement instead of print_operand_value
317 to output displacement when either base or index exist. Print
318 the explicit zero displacement in 16bit mode.
319
185b1163
L
3202007-04-26 H.J. Lu <hongjiu.lu@intel.com>
321
322 PR binutils/4429
323 * i386-dis.c (print_insn): Also swap the order of op_riprel
324 when swapping op_index. Break when the RIP relative address
325 is printed.
326 (OP_E): Properly handle RIP relative addressing and print the
327 explicit zero displacement for Intel mode.
328
eddc20ad
AM
3292007-04-27 Alan Modra <amodra@bigpond.net.au>
330
331 * Makefile.am: Run "make dep-am".
332 * Makefile.in: Regenerate.
333 * ns32k-dis.c: Include sysdep.h first.
334
dacc8b01
MS
3352007-04-24 Andreas Krebbel <krebbel1@de.ibm.com>
336
337 * opcodes/s390-opc.c (MASK_SSF_RRDRD): Fourth nybble belongs to the
338 opcode.
eddc20ad
AM
339 * opcodes/s390-opc.txt (pfpo, ectg, csst): Add new z9-ec instructions.
340
fbb92301
NC
3412007-04-24 Nick Clifton <nickc@redhat.com>
342
343 * arm-dis.c (print_insn): Initialise type.
344
4c273957
AM
3452007-04-24 Alan Modra <amodra@bigpond.net.au>
346
347 * cgen-types.h: Include bfd_stdint.h, not stdint.h.
348 * Makefile.am: Run "make dep-am".
349 * Makefile.in: Regenerate.
350
9a2e615a
NS
3512007-04-23 Nathan Sidwell <nathan@codesourcery.com>
352
353 * m68k-opc.c: Mark mcfisa_c instructions.
354
37b37b2d
RE
3552007-04-21 Richard Earnshaw <rearnsha@arm.com>
356
357 * arm-dis.c (arm_opcodes): Disassemble to unified syntax.
358 (thumb_opcodes): Add missing white space in adr.
65b650b4 359 (arm_decode_shift): New parameter, print_shift. Only decode the
37b37b2d
RE
360 shift parameter if set. Adjust callers.
361 (print_insn_arm): Support for operand type q with no shift decode.
362
717bbdf1
AM
3632007-04-21 Alan Modra <amodra@bigpond.net.au>
364
db557034
AM
365 * i386-opc.c (i386_float_regtab, i386_float_regtab_size): Delete.
366 Move contents to..
367 (i386_regtab): ..here.
368 * i386-opc.h (i386_float_regtab, i386_float_regtab_size): Delete.
369
717bbdf1
AM
370 * ppc-opc.c (powerpc_operands): Delete duplicate entries.
371 (BA_MASK, FXM_MASK, STRM_MASK, VA_MASK, VB_MASK, VC_MASK): Delete.
372 (VD_MASK, WS_MASK, MTMSRD_L, XRT_L): Delete.
373 (powerpc_opcodes): Replace uses of MTMSRD_L and XRT_L.
374
78336706
NS
3752007-04-20 Nathan Sidwell <nathan@codesourcery.com>
376
377 * m68k-dis.c (print_insn_arg): Show c04 as rambar0 and c05 as
378 rambar1.
379
b84bf58a
AM
3802007-04-20 Alan Modra <amodra@bigpond.net.au>
381
382 * ppc-dis.c (print_insn_powerpc): Adjust for struct powerpc_operand
383 change.
384 * ppc-opc.c (powerpc_operands): Replace bit count with bit mask
385 in all entries. Add PPC_OPERAND_SIGNED to DE entry. Remove
386 references to following deleted functions.
387 (insert_bd, extract_bd, insert_dq, extract_dq): Delete.
388 (insert_ds, extract_ds, insert_de, extract_de): Delete.
389 (insert_des, extract_des, insert_li, extract_li): Delete.
390 (insert_nb, insert_rsq, insert_rtq, insert_ev2, extract_ev2): Delete.
391 (insert_ev4, extract_ev4, insert_ev8, extract_ev8): Delete.
392 (num_powerpc_operands): New constant.
393 (XSPRG_MASK): Remove entire SPRG field.
394 (powerpc_opcodes <bcctre, bcctrel>): Use XLBB_MASK not XLYBB_MASK.
395
0bbdef92
AM
3962007-04-20 Alan Modra <amodra@bigpond.net.au>
397
398 * ppc-opc.c (DCM, DGM, TE, RMC, R, SP, S): Correct shift.
399 (Z2_MASK): Define.
400 (powerpc_opcodes): Use Z2_MASK in all insns taking RMC operand.
401
86ad2a13
RE
4022007-04-20 Richard Earnshaw <rearnsha@arm.com>
403
404 * arm-dis.c (print_insn): Only look for a mapping symbol in the section
405 being disassembled.
406
a33e055d
AM
4072007-04-19 Alan Modra <amodra@bigpond.net.au>
408
409 * Makefile.am: Run "make dep-am".
410 * Makefile.in: Regenerate.
411 * po/POTFILES.in: Regenerate.
412
360b1600
AM
4132007-04-19 Alan Modra <amodra@bigpond.net.au>
414
415 * ppc-opc.c (powerpc_opcodes): Add cctpl, cctpm, cctph, db8cyc,
416 db10cyc, db12cyc, db16cyc.
417
b20ae55e
AM
4182007-04-19 Nathan Froyd <froydnj@codesourcery.com>
419
420 * ppc-opc.c (powerpc_opcodes): Recognize three-operand tlbsxe.
421
381d071f
L
4222007-04-18 H.J. Lu <hongjiu.lu@intel.com>
423
424 * i386-dis.c (CRC32_Fixup): New.
425 (PREGRP85, PREGRP86, PREGRP87, PREGRP88, PREGRP89, PREGRP90,
426 PREGRP91): New.
427 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.2.
428 (threebyte_0x3a_uses_DATA_prefix): Likewise.
429 (prefix_user_table): Add PREGRP85, PREGRP86, PREGRP87,
430 PREGRP88, PREGRP89, PREGRP90 and PREGRP91.
431 (three_byte_table): Likewise.
432
433 * i386-opc.c (i386_optab): Add SSE4.2 opcodes.
434
f6fdceb7 435 * i386-opc.h (CpuSSE4_2): New.
381d071f
L
436 (CpuSSE4): Likewise.
437 (CpuUnknownFlags): Add CpuSSE4_2.
438
42903f7f
L
4392007-04-18 H.J. Lu <hongjiu.lu@intel.com>
440
441 * i386-dis.c (XMM_Fixup): New.
442 (Edqb): New.
443 (Edqd): New.
444 (XMM0): New.
445 (dqb_mode): New.
446 (dqd_mode): New.
447 (PREGRP39 ... PREGRP85): New.
448 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.
449 (threebyte_0x3a_uses_DATA_prefix): Likewise.
450 (prefix_user_table): Add PREGRP39 ... PREGRP85.
451 (three_byte_table): Likewise.
452 (putop): Handle 'K'.
453 (intel_operand_size): Handle dqb_mode, dqd_mode):
454 (OP_E): Likewise.
455 (OP_G): Likewise.
456
457 * i386-opc.c (i386_optab): Add SSE4.1 opcodes.
458
459 * i386-opc.h (CpuSSE4_1): New.
460 (CpuUnknownFlags): Add CpuSSE4_1.
461 (regKludge): Update comment.
462
ee5c21a0
DJ
4632007-04-18 Matthias Klose <doko@ubuntu.com>
464
465 * Makefile.am (libopcodes_la_LDFLAGS): Use bfd soversion.
466 * Makefile.in: Regenerate.
467
b7d19ba6
SE
4682007-04-14 Steve Ellcey <sje@cup.hp.com>
469
470 * Makefile.am: Add ACLOCAL_AMFLAGS.
471 * Makefile.in: Regenerate.
472
246c51aa
L
4732007-04-13 H.J. Lu <hongjiu.lu@intel.com>
474
475 * i386-dis.c: Remove trailing white spaces.
6e26e51a
L
476 * i386-opc.c: Likewise.
477 * i386-opc.h: Likewise.
246c51aa 478
7967e09e
L
4792007-04-11 H.J. Lu <hongjiu.lu@intel.com>
480
481 PR binutils/4333
482 * i386-dis.c (GRP1a): New.
483 (GRP1b ... GRPPADLCK2): Update index.
484 (dis386): Use GRP1a for entry 0x8f.
485 (mod, rm, reg): Removed. Replaced by ...
486 (modrm): This.
487 (grps): Add GRP1a.
488
56dc1f8a
KH
4892007-04-09 Kazu Hirata <kazu@codesourcery.com>
490
491 * m68k-dis.c (print_insn_m68k): Restore info->fprintf_func and
492 info->print_address_func if longjmp is called.
493
144f4bc6
DD
4942007-03-29 DJ Delorie <dj@redhat.com>
495
496 * m32c-desc.c: Regenerate.
497 * m32c-dis.c: Regenerate.
498 * m32c-opc.c: Regenerate.
499
e72cf3ec
L
5002007-03-28 H.J. Lu <hongjiu.lu@intel.com>
501
502 * i386-opc.c (i386_optab): Change InvMem to RegMem for mov and
503 movq. Remove InvMem from sldt, smsw and str.
504
505 * i386-opc.h (InvMem): Renamed to ...
506 (RegMem): Update comments.
507 (AnyMem): Remove InvMem.
508
831480e9 5092007-03-27 Paul Brook <paul@codesourcery.com>
b74ed8f5 510
b74ed8f5
PB
511 * arm-dis.c (thumb_opcodes): Add entry for undefined insns (0xbe??).
512
4146fd53
PB
5132007-03-24 Paul Brook <paul@codesourcery.com>
514
515 * arm-dis.c (coprocessor_opcodes): Remove superfluous 0x.
516 (print_insn_coprocessor): Handle %<bitfield>x.
517
b6702015 5182007-03-24 Paul Brook <paul@codesourcery.com>
e72cf3ec 519 Mark Shinwell <shinwell@codesourcery.com>
b6702015
PB
520
521 * arm-dis.c (arm_opcodes): Print SRS base register.
522
831480e9 5232007-03-23 H.J. Lu <hongjiu.lu@intel.com>
0003779b
L
524
525 * i386-dis.c (prefix_name): Replace rex64XYZ with rex.WRXB.
526
527 * i386-opc.c (i386_optab): Add rex.wrxb.
528
831480e9 5292007-03-21 H.J. Lu <hongjiu.lu@intel.com>
161a04f6
L
530
531 * i386-dis.c (REX_MODE64): Remove definition.
532 (REX_EXTX): Likewise.
533 (REX_EXTY): Likewise.
534 (REX_EXTZ): Likewise.
535 (USED_REX): Use REX_OPCODE instead of 0x40.
536 Replace REX_MODE64, REX_EXTX, REX_EXTY and REX_EXTZ with REX_W,
537 REX_R, REX_X and REX_B respectively.
538
831480e9 5392007-03-21 H.J. Lu <hongjiu.lu@intel.com>
8b38ad71
L
540
541 PR binutils/4218
542 * i386-dis.c (PREGRP38): New.
543 (dis386): Use PREGRP38 for 0x90.
544 (prefix_user_table): Add PREGRP38.
545 (print_insn): Set uses_REPZ_prefix to 1 for pause.
546 (NOP_Fixup1): Properly handle REX bits.
547 (NOP_Fixup2): Likewise.
548
549 * i386-opc.c (i386_optab): Allow %eax with xchg in 64bit.
550 Allow register with nop.
551
75b06e7b
DD
5522007-03-20 DJ Delorie <dj@redhat.com>
553
554 * m32c-asm.c: Regenerate.
555 * m32c-desc.c: Regenerate.
556 * m32c-desc.h: Regenerate.
557 * m32c-dis.h: Regenerate.
558 * m32c-ibld.c: Regenerate.
559 * m32c-opc.c: Regenerate.
560 * m32c-opc.h: Regenerate.
561
c3fe08fa
L
5622007-03-15 H.J. Lu <hongjiu.lu@intel.com>
563
564 * i386-opc.c: Include "libiberty.h".
565 (i386_regtab): Remove the last entry.
566 (i386_regtab_size): New.
567 (i386_float_regtab_size): Likewise.
568
569 * i386-opc.h (i386_regtab_size): New.
570 (i386_float_regtab_size): Likewise.
571
0b1cf022
L
5722007-03-15 H.J. Lu <hongjiu.lu@intel.com>
573
574 * Makefile.am (CFILES): Add i386-opc.c.
575 (ALL_MACHINES): Add i386-opc.lo.
576 Run "make dep-am".
577 * Makefile.in: Regenerated.
578
579 * configure.in: Add i386-opc.lo for bfd_i386_arch.
580 * configure: Regenerated.
581
582 * i386-dis.c: Include "opcode/i386.h".
583 (MAXLEN): Renamed to MAX_MNEM_SIZE. Remove definition.
584 (FWAIT_OPCODE): Remove definition.
585 (UNIXWARE_COMPAT): Renamed to SYSV386_COMPAT. Remove definition.
586 (MAX_OPERANDS): Remove definition.
587
588 * i386-opc.c: New file.
589 * i386-opc.h: Likewise.
590
56eced12
L
5912007-03-15 H.J. Lu <hongjiu.lu@intel.com>
592
593 * Makefile.in: Regenerated.
594
6f74c397
L
5952007-03-09 H.J. Lu <hongjiu.lu@intel.com>
596
597 * i386-dis.c (OP_Rd): Renamed to ...
598 (OP_R): This.
599 (Rd): Updated.
600 (Rm): Likewise.
601
a6d04ec4
AM
6022007-03-08 Alan Modra <amodra@bigpond.net.au>
603
1620f33d
AM
604 * fr30-asm.c: Regenerate.
605 * frv-asm.c: Regenerate.
606 * ip2k-asm.c: Regenerate.
607 * iq2000-asm.c: Regenerate.
608 * m32c-asm.c: Regenerate.
609 * m32r-asm.c: Regenerate.
610 * m32r-dis.c: Regenerate.
611 * mt-asm.c: Regenerate.
612 * mt-ibld.c: Regenerate.
613 * mt-opc.c: Regenerate.
614 * openrisc-asm.c: Regenerate.
615 * xc16x-asm.c: Regenerate.
616 * xstormy16-asm.c: Regenerate.
617
a6d04ec4
AM
618 * Makefile.am: Run "make dep-am".
619 * Makefile.in: Regenerate.
620 * po/POTFILES.in: Regenerate.
621
b5639b37
MS
6222007-03-06 Andreas Krebbel <krebbel1@de.ibm.com>
623
624 * opcodes/s390-opc.c (INSTR_RRE_FR, INSTR_RRF_F0FF2, INSTR_RRF_F0FR,
625 INSTR_RRF_UUFF, INSTR_RRF_0UFF, INSTR_RRF_FFFU, INSTR_RRR_F0FF): New
626 instruction formats added.
627 (MASK_RRE_FR, MASK_RRF_F0FF2, MASK_RRF_F0FR, MASK_RRF_UUFF,
628 MASK_RRF_0UFF, MASK_RRF_FFFU, MASK_RRR_F0FF): New instruction format
629 masks added.
630 * opcodes/s390-opc.txt (lpdfr - tgxt): Decimal floating point
631 instructions added.
632 * opcodes/s390-mkopc.c (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
633 (main): z9-ec cpu type option added.
634 * include/opcode/s390.h (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
635
b2e818b7
DD
6362007-02-22 DJ Delorie <dj@redhat.com>
637
638 * s390-opc.c (INSTR_SS_L2RDRD): New.
639 (MASK_SS_L2RDRD): New.
640 * s390-opc.txt (pka): Use it.
641
8b082fb1
TS
6422007-02-20 Thiemo Seufer <ths@mips.com>
643 Chao-Ying Fu <fu@mips.com>
644
645 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
646 (print_insn_args): Add support for balign instruction.
647 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
648 (mips_builtin_opcodes): Add DSP R2 instructions.
649
929e4d1a
MS
6502007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
651
652 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
653 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
654 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
655 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
656
b8e55848
MS
6572007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
658
659 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
660 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
661 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
662 and sfpc.
663
af692060
NC
6642007-02-16 Nick Clifton <nickc@redhat.com>
665
666 PR binutils/4045
667 * avr-dis.c (comment_start): New variable, contains the prefix to
668 use when printing addresses in comments.
669 (print_insn_avr): Set comment_start to an empty space if there is
670 no symbol table available as the generic address printing code
671 will prefix the numeric value of the address with 0x.
672
ce518a5f
L
6732007-02-13 H.J. Lu <hongjiu.lu@intel.com>
674
675 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
676 in struct dis386.
677
bd2f2e55 6782007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB
679 Richard Sandiford <rsandifo@redhat.com>
680 DJ Delorie <dj@redhat.com>
681 Graydon Hoare <graydon@redhat.com>
682 Frank Ch. Eigler <fche@redhat.com>
683 Ben Elliston <bje@redhat.com>
684
685 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
686 (CFILES): Add mep-*.c
687 (ALL_MACHINES): Add mep-*.lo.
688 (CLEANFILES): Add stamp-mep.
689 (CGEN_CPUS): Add mep.
690 (MEP_DEPS): New variable.
691 (mep-*): New targets.
692 * configure.in: Handle bfd_mep_arch.
693 * disassemble.c (ARCH_mep): New macro.
694 (disassembler): Handle bfd_arch_mep.
695 (disassemble_init_for_target): Likewise.
696 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB
697 * Makefile.in: Regenerated.
698 * configure: Regenerated.
699
eb7834a6 7002007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L
701
702 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
703 wrap around within the same segment in 16bit mode.
704
eb7834a6 7052007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L
706
707 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
708 prefix.
709
c4f5c3d7
L
7102007-02-02 H.J. Lu <hongjiu.lu@intel.com>
711
712 * avr-dis.c (avr_operand): Correct PR number in comment.
713
fc523535 7142007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L
715
716 * disassemble.c (disassembler_usage): Call
717 print_i386_disassembler_options for i386 disassembler.
718
719 * i386-dis.c (print_i386_disassembler_options): New.
720 (print_insn): Support the new addr64 option.
721
64a3a6fc
NC
7222007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
723
724 * ppc-dis.c (powerpc_dialect): Handle ppc440.
725 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
726 be used.
727
ba4e851b
AM
7282007-02-02 Alan Modra <amodra@bigpond.net.au>
729
730 * ppc-opc.c (insert_bdm): -Many comment.
731 (valid_bo): Add "extract" param. Accept both powerpc and power4
732 BO fields when disassembling with -Many.
733 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
734
3bdcfdf4
KH
7352007-01-08 Kazu Hirata <kazu@codesourcery.com>
736
737 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
738 cpu32 | fido_a except on tbl instructions.
739
a028a6f5
PB
7402007-01-04 Paul Brook <paul@codesourcery.com>
741
742 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
743
baee4c9e
AS
7442007-01-04 Andreas Schwab <schwab@suse.de>
745
746 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
747
62ac925e
JB
7482007-01-04 Julian Brown <julian@codesourcery.com>
749
750 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
751 vqrshl instructions.
752
10a2343e 753For older changes see ChangeLog-2006
252b5132
RH
754\f
755Local Variables:
2f6d2f85
NC
756mode: change-log
757left-margin: 8
758fill-column: 74
252b5132
RH
759version-control: never
760End:
This page took 0.398101 seconds and 4 git commands to generate.