projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bfd/
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
7ba29e2a
NC		 12009-08-06 Michael Eager <eager@eagercon.com>
2
3 * Makefile.am: Add microblaze-opc.h to HFILES, microblaze-dis.c to
4 CFILES, microblaze-dis.lo to ALL_MACHINES, targets.
5 * Makefile.in: Regenerate.
6 * configure.in: Add bfd_microblaze_arch target.
7 * configure: Regenerate.
8 * disassemble.c: Define ARCH_microblaze, return
9 print_insn_microblaze().
10 * microblaze-dis.c: New MicroBlaze disassembler.
11 * microblaze-opc.h: New MicroBlaze opcode definitions.
12 * microblaze-opcm.h: New MicroBlaze opcode types.
13
8a9036a4
L		 142009-07-25 H.J. Lu <hongjiu.lu@intel.com>
15
16 * configure.in: Handle bfd_l1om_arch.
17 * disassemble.c (disassembler): Likewise.
18
19 * configure: Regenerated.
20
21 * i386-dis.c (print_insn): Handle bfd_mach_l1om and
22 bfd_mach_l1om_intel_syntax. Use 8 bytes per line for Intel L1OM.
23
24 * i386-gen.c (cpu_flag_init): Set CPU_UNKNOWN_FLAGS to ~CpuL1OM.
25 Add CPU_L1OM_FLAGS.
26 (cpu_flags): Add CpuL1OM.
27 (set_bitfield): Take an argument to set the value field.
28 (process_i386_cpu_flag): Support ~CpuXXX and ~(CpuXXX|CpuYYY).
29 (process_i386_opcode_modifier): Updated.
30 (process_i386_operand_type): Likewise.
31 * i386-init.h: Regenerated.
32 * i386-tbl.h: Likewise.
33
34 * i386-opc.h (CpuL1OM): New.
35 (CpuXsave): Updated.
36 (i386_cpu_flags): Add cpul1om.
37
309d3373
JB		 382009-07-24 Jan Beulich <jbeulich@novell.com>
39
40 * i386-dis.c (fgrps): Correct annotation for feni/fdisi. Add
41 frstpm.
42 * i386-gen.c (cpu_flag_init): Add FP enabling flags where needed.
43 (cpu_flags): Add Cpu8087, Cpu287, Cpu387, Cpu687, and CpuFISTTP.
44 (set_bitfield): Expand CpuFP to Cpu8087|Cpu287|Cpu387.
45 * i386-opc.h (Cpu8087, Cpu287, Cpu387, Cpu687, CpuFISTTP):
46 Define.
47 (union i386_cpu_flags): Add cpu8087, cpu287, cpu387, cpu687,
48 and cpufisttp.
49 * i386-opc.tbl: Qualify floating point instructions by their
50 respective CpuXXX flag. Fix fucom{,p,pp}, fprem1, fsin, fcos,
51 and fsincos to be avilable only on 387. Fix fstsw ax to be
52 available only on 287+. Add f{,n}eni, f{,n}disi, f{,n}setpm,
53 and frstpm.
54 * i386-init.h, i386-tbl.h: Regenerate.
55
7769efb2
NC		 562009-07-20 Nick Clifton <nickc@redhat.com>
57
58 PR 10288
59 * arm-dis.c (arm_opcodes): Catch non-zero bits 8-11 in register
60 offset or indexed based addressing mode 3.
61
74bdfecf
NC		 622009-07-14 Nick Clifton <nickc@redhat.com>
63
64 PR 10288
65 * arm-dis.c (arm_opcodes): Catch illegal Addressing Mode 1
66 patterns.
67 (arm_decode_shift): Catch illegal register based shifts.
68 (print_insn_arm): Properly handle negative register r0
69 post-indexed addressing.
70
d1aaab3c
DK		 712009-07-10 Doug Kwan <dougkwan@google.com>
72
73 * arm-disc.c (print_insn_coprocessor, print_insn_arm): Print only
74 lower 32 bits of long types to make hexadecimal output consistent
75 on both 32-bit and 64-bit hosts.
76
87337981
AM		 772009-07-10 Alan Modra <amodra@bigpond.net.au>
78
79 * fr30-desc.c, * fr30-desc.h, * fr30-opc.c, * fr30-opc.h,
80 * frv-desc.c, * frv-desc.h, * frv-opc.c, * frv-opc.h,
81 * ip2k-desc.c, * ip2k-desc.h, * ip2k-opc.c, * ip2k-opc.h,
82 * iq2000-desc.c, * iq2000-desc.h, * iq2000-opc.c, * iq2000-opc.h,
83 * lm32-desc.c, * lm32-desc.h, * lm32-opc.c, * lm32-opc.h,
84 * lm32-opinst.c, * m32c-desc.c, * m32c-desc.h, * m32c-opc.c,
85 * m32c-opc.h, * m32r-desc.c, * m32r-desc.h, * m32r-opc.c,
86 * m32r-opc.h, * m32r-opinst.c, * mt-desc.c, * mt-desc.h,
87 * mt-opc.c, * mt-opc.h, * openrisc-desc.c, * openrisc-desc.h,
88 * openrisc-opc.c, * openrisc-opc.h, * xc16x-desc.c, * xc16x-desc.h,
89 * xc16x-opc.c, * xc16x-opc.h, * xstormy16-desc.c, * xstormy16-desc.h,
90 * xstormy16-opc.c, * xstormy16-opc.h: Regenerate.
91
1103f72c
NC		 922009-07-07 Chung-Lin Tang <cltang@pllab.cs.nthu.edu.tw>
93
94 * arm-dis.c (coprocessor_opcodes): Fix mask for waddbhus.
95
78c66db8
NC		 962009-07-07 Nick Clifton <nickc@redhat.com>
97
98 PR 10288
99 * arm-dis.c (arm_opcodes): Be more strict about decoding scaled
100 addressing modes.
101
22102fb0
DD		 1022009-07-06 DJ Delorie <dj@redhat.com>
103
104 * mep-desc.c: Regenerate.
105 * mep-desc.h: Regenerate.
106 * mep-opc.c: Regenerate.
107 * mep-opc.h: Regenerate.
108
922d8de8
DR		 1092009-07-06 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
110
111 * i386-opc.h (CpuFMA4): Add CpuFMA4.
112 (i386_cpu_flags): New.
113 * i386-gen.c: Add CPU_FMA4_FLAGS.
114 * i386-opc.tbl: Add FMA4 instructions.
115 * i386-tbl.h: Regenerate.
116 * i386-init.h: Regenerate.
117 * i386-dis.c (OP_VEX_FMA): New. Handle FMA4.
118 (OP_XMM_VexW): Ditto.
119 (OP_EX_VexW): Ditto.
120 (VEXI4_Fixup): Ditto.
121 (VexI4, VexFMA, Vex128FMA, EXVexW, EXdVexW, XMVexW): New Macros.
122 (PREFIX_VEX_3A5C, PREFIX_VEX_3A5D, PREFIX_VEX_3A5E): New.
123 (PREFIX_VEX_3A5F, PREFIX_VEX_3A60): New.
124 (PREFIX_VEX_3A68, PREFIX_VEX_3A69, PREFIX_VEX_3A6A): New.
125 (PREFIX_VEX_3A6B, PREFIX_VEX_3A6C, PREFIX_VEX_3A6D): New.
126 (PREFIX_VEX_3A6E, PREFIX_VEX_3A6F, PREFIX_VEX_3A7A): New.
127 (PREFIX_VEX_3A7B, PREFIX_VEX_3A7C, PREFIX_VEX_3A7D): New.
128 (PREFIX_VEX_3A7E, PREFIX_VEX_3A7F): New.
129 (VEX_LEN_3A6A_P_2,VEX_LEN_3A6B_P_2, VEX_LEN_3A6E_P_2): New.
130 (VEX_LEN_3A6F_P_2,VEX_LEN_3A7A_P_2, VEX_LEN_3A7B_P_2): New.
131 (VEX_LEN_3A7E_P_2,VEX_LEN_3A7F_P_2): New.
132 (get_vex_imm8): New. handle FMA4.
133 (OP_EX_VexReg): Ditto.
134
fe56b6ce
NC		 1352009-06-30 Nick Clifton <nickc@redhat.com>
136
137 PR 10288
138 * arm-dis.c (coprocessor): Print the LDC and STC versions of the
139 LFM and SFM instructions as comments,.
140 Improve consistency of formatting for instructions displayed as
141 comments and decimal values displayed with their hexadecimal
142 equivalents.
143 Formatting tidy ups.
144
05413229
NC		 1452009-06-29 Nick Clifton <nickc@redhat.com>
146
147 PR 10288
148 * arm-dis.c (enum opcode_sentinels): New: Used to mark the
149 boundary between variaant and generic coprocessor instuctions.
150 (coprocessor): Use it.
151 Fix architecture version of MCRR and MRRC instructions.
152 (arm_opcdes): Fix patterns for STRB and STRH instructions.
153 (print_insn_coprocessor): Check architecture and extension masks.
154 Print a hexadecimal version of any decimal constant that is
155 outside of the range of -16 to +32.
156 (print_arm_address): Add a return value of the offset used in the
157 adress, if it is worth printing a hexadecimal version of it.
158 (print_insn_neon): Print a hexadecimal version of any decimal
159 constant that is outside of the range of -16 to +32.
160 (print_insn_arm): Likewise.
161 (print_insn_thumb16): Likewise.
162 (print_insn_thumb32): Likewise.
163
164 PR 10297
165 * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
166 of an undefined instruction.
167 (arm_opcodes): Use it.
168 (thumb_opcod): Use it.
169 (thumb32_opc): Use it.
170
378a0c07
DD		 1712009-06-23 DJ Delorie <dj@redhat.com>
172
dab97f24
DD		 173 * mep-desc.c: Regenerate.
174 * mep-desc.h: Regenerate.
175 * mep-dis.c: Regenerate.
176 * mep-ibld.c: Regenerate.
177 * mep-opc.c: Regenerate.
178
378a0c07
DD		 179 * mep-asm.c: Regenerate.
180 * mep-opc.c: Regenerate.
181 * mep-opc.h: Regenerate.
182
aece7d2e
NC		 1832009-06-22 Nick Clifton <nickc@redhat.com>
184
185 * po/fi.po: Updated Finish translation.
186
1998a8e0
AM		 1872009-06-22 Alan Modra <amodra@bigpond.net.au>
188
189 * m32c-asm.c: Regenerate.
190
b33bafa0
AM		 1912009-06-22 Alan Modra <amodra@bigpond.net.au>
192
193 * score-dis.c (print_insn_score48, print_insn_score32): Move default
194 case label to proper lexical block.
195 * score7-dis.c (print_insn_score32): Likewise.
196
ce21feb4
MS		 1972009-06-19 Martin Schwidefsky <sschwidefsky@de.ibm.com>
198
199 * s390-opc.c (INSTR_RR_0R_OPT, INSTR_RX_0RRD_OPT, MASK_RR_0R_OPT,
200 MASK_RX_0RRD_OPT): New instruction formats with optional arguments.
201 * s390-opc.txt (nopr, nop): Use new instruction format.
202
0313a2b8
NC		 2032009-06-18 Nick Clifton <nickc@redhat.com>
204
205 PR 10288
206 * arm-dis.c (print_insn_coprocessor): Check that a user specified
207 ARM architecture supports the matched instruction.
208 (print_insn_arm): Likewise.
209 (select_arm_features): New function. Fills in the fields of an
210 arm_feature_set structure based on a given arm machine number.
211 (print_insn): Initialise an arm_feature_set structure.
212
6db7e006
MR		 2132009-06-16 Maciej W. Rozycki <macro@linux-mips.org>
214
215 * vax-dis.c (is_function_entry): Return success for synthetic
216 symbols too.
217 (is_plt_tail): New function.
218 (print_insn_vax): Decode PLT entry offset longword.
219
522fe561
NC		 2202009-06-15 Nick Clifton <nickc@redhat.com>
221
fe2ceba1
NC		 222 PR 10186
223 * arm-dis.c (thumb32_opcodes): Fix binary value of SEV.W
224 instruction.
225
522fe561
NC		 226 PR 10173
227 * cr16-dis.c (print_arg): Avoid printing the 0x prefix twice.
228
1316c8b3
NC		 2292009-06-15 Nick Clifton <nickc@redhat.com>
230
231 PR 10263
232 * arm-dis.c (print_insn): Ignore is_data if the user has requested
233 the disassembly of data as well as instructions.
234
f6475b48
DE		 2352009-06-11 Doug Evans <dje@sebabeach.org>
236
237 * cgen.sh: Handle multiple simultaneous runs for parallel makes.
238
f865a31d
AG		 2392009-06-11 Anthony Green <green@moxielogic.com>
240
241 * moxie-opc.c (moxie_form1_opc_info): Remove branch instructions.
242 (moxie_form3_opc_info): Add branch instructions.
243 * moxie-dis.c (print_insn_moxie): Disassemble MOXIE_F3_PCREL
244 encoded instructions.
245
0e7c7f11
AG		 2462009-06-06 Anthony Green <green@moxielogic.com>
247
248 * moxie-opc.c: Recode some MOXIE_F1_4 opcodes as MOXIE_F1_M.
249 * moxie-dis.c (print_insn_moxie): Handle MOXIE_F1_M case.
250
67a648f1
AM		 2512009-06-04 Alan Modra <amodra@bigpond.net.au>
252
253 * dep-in.sed: Don't use \n in replacement part of s command.
254 * Makefile.am (DEP1): LC_ALL for uniq.
255 * Makefile.in: Regenerate.
256
06c582ac
NC		 2572009-06-02 Nick Clifton <nickc@redhat.com>
258
259 * po/nl.po: Updated Dutch translation.
260
3164099e
TG		 2612009-06-02 Tristan Gingold <gingold@adacore.com>
262
263 * ia64-gen.c (parse_resource_users, print_dependency_table,
264 add_dis_table_ent, finish_distable, insert_bit_table_ent,
265 add_dis_entry, compact_distree, gen_dis_table, completer_entries_eq,
266 get_prefix_len, compute_completer_bits, insert_opcode_dependencies,
267 insert_completer_entry, print_completer_entry, print_completer_table,
268 opcodes_eq, add_opcode_entry, shrink): Use ISO C syntax for functions.
269
d285268e
DD		 2702009-05-28 DJ Delorie <dj@redhat.com>
271
272 * mep-asm.c: Regenerate.
273 * mep-desc.c: Regenerate.
274
2f3565a3
DD		 2752009-05-26 DJ Delorie <dj@redhat.com>
276
277 * mep-asm.c: Regenerate.
278 * mep-desc.c: Regenerate.
279 * mep-desc.h: Regenerate.
280 * mep-dis.c: Regenerate.
281 * mep-ibld.c: Regenerate.
282 * mep-opc.c: Regenerate.
283 * mep-opc.h: Regenerate.
284
f12e7348
NC		 2852009-05-26 Nick Clifton <nickc@redhat.com>
286
287 * po/id.po: Updated Indonesian translation.
288 * po/opcodes.pot: Updated template file.
289
9e097a72
AM		 2902009-05-26 Alan Modra <amodra@bigpond.net.au>
291
292 * dep-in.sed: Don't modify .o to .lo here. Output one filename
293 per line with all lines having continuation backslash. Prefix
294 first line with "A", following lines with "B".
295 * Makefile.am (DEP): Don't use dep.sed here.
296 (DEP1): Run $MKDEP on single files, modify .o to .lo here. Use
297 dep.sed here on dependencies, sort and uniq.
298 * Makefile.in: Regenerate.
299
4f8318f8
TG		 3002009-05-25 Tristan Gingold <gingold@adacore.com>
301
302 * makefile.vms (OPT): New variable.
303 (CFLAGS): Update compilation flags.
304
1d74713b
DD		 3052009-05-22 DJ Delorie <dj@redhat.com>
306
307 * mep-asm.c: Regenerate.
308 * mep-desc.c: Regenerate.
309 * mep-desc.h: Regenerate.
310 * mep-dis.c: Regenerate.
311 * mep-ibld.c: Regenerate.
312 * mep-opc.c: Regenerate.
313 * mep-opc.h: Regenerate.
314
c1e679ec
DR		 3152009-05-22 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
316
317 * i386-opc.h (Cpusse5): Delete.
318 (i386_cpu_flags): Delete.
319 * i386-gen.c: Remove CpuSSE5, Drex, Drexv and Drexc.
320 * i386-opc.tbl: Remove SSE5 instructions.
321 * i386-tbl.h: Regenerate.
322 * i386-init.h: Regenerate.
323 * i386-dis.c (OP_E_memeory, OP_E_extended): Remove drex handling.
324 (print_drex_arg): Delete.
325 (OP_DREX4): Delete.
326 (OP_DREX3): Delete.
327 (OP_DREX_ICMP): Delete.
328 (OP_DREX_FCMP): Delete.
329 (DREX_*): Delete.
330 (THREE_BYTE_0F24, THREE_BYTE_0F25, THREE_BYTE_0f7B): Delete.
331
2b3decb5
AM		 3322009-05-22 Alan Modra <amodra@bigpond.net.au>
333
334 * Makefile.am: Run "make dep-am".
335 * Makefile.in: Regenerate.
336 * po/POTFILES.in: Regenerate.
337
eb956800
DD		 3382009-05-19 DJ Delorie <dj@redhat.com>
339
340 * mep-asm.c: Regenerate.
341 * mep-opc.c: Regenerate.
342
3526b680
DD		 3432009-04-30 DJ Delorie <dj@redhat.com>
344
345 * mep-asm.c: Regenerate.
346 * mep-desc.c: Regenerate.
347 * mep-desc.h: Regenerate.
348 * mep-dis.c: Regenerate.
349 * mep-ibld.c: Regenerate.
350 * mep-opc.c: Regenerate.
351 * mep-opc.h: Regenerate.
352
45be3704
DD		 3532009-04-17 DJ Delorie <dj@redhat.com
354
355 * mep-desc.c: Regenerate.
356 * mep-ibld.c: Regenerate.
357 * mep-opc.c: Regenerate.
358 * mep-opc.h: Regenerate.
359
20135e4c
NC		 3602009-04-15 Anthony Green <green@moxielogic.com>
361
362 * moxie-opc.c, moxie-dis.c: Created.
363 * Makefile.am: Build the moxie source files.
364 * configure.in: Add moxie support.
365 * Makefile.in, configure: Rebuilt.
366 * disassemble.c (disassembler): Add moxie support.
367 (ARCH_moxie): Define.
368
ac5c19e6
JB		 3692009-04-15 Jan Beulich <jbeulich@novell.com>
370
371 * i386-opc.tbl (protb, protw, protd, protq): Set opcode
372 extension to None.
373 (pshab, pshaw, pshad, pshaq): Likewise.
374 * i386-tbl.h: Re-generate.
375
52de720d
DD		 3762009-04-08 DJ Delorie <dj@redhat.com
377
378 * mep-asm.c: Regenerate.
379 * mep-desc.c: Regenerate.
380 * mep-desc.h: Regenerate.
381 * mep-dis.c: Regenerate.
382 * mep-ibld.c: Regenerate.
383 * mep-opc.c: Regenerate.
384 * mep-opc.h: Regenerate.
385
858d7a6d
PB		 3862009-04-07 Peter Bergner <bergner@vnet.ibm.com>
387
388 * ppc-opc.c (powerpc_opcodes) <"tlbilxlpid", "tlbilxpid", "tlbilxva",
389 "tlbilx">: Use secondary opcode "18" as per the ISA 2.06 documentation.
390 Reorder entries so the extended mnemonics are listed before tlbilx.
391
70dc4e32
PB		 3922009-04-02 Peter Bergner <bergner@vnet.ibm.com>
393
394 * ppc-dis.c (powerpc_init_dialect): Do not choose a default dialect
395 due to -many/-Many.
396 (print_insn_powerpc): Make sure we only deprecate instructions using
397 the original dialect and not a modified dialect due to -Many handling.
398 Move the handling of the condition register and default operands to
399 the end of the if/else if/else chain.
400 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
401 instructions from newer processors are listed before older ones.
402 <"icblce", "sync", "eieio", "tlbld">: Deprecate for processors
403 that have instructions with conflicting opcodes.
404
e401b04c
PB		 4052009-04-01 Peter Bergner <bergner@vnet.ibm.com>
406
407 * ppc-opc.c (powerpc_opcodes) <"dcbzl">: Merge the POWER4 and
408 E500MC entries.
409
b8f9ee44
CL		 4102009-04-01 Christophe Lyon <christophe.lyon@st.com>
411
412 * arm-dis.c (print_insn): Print BE8 opcodes in little endianness.
413
d460e92e
JM		 4142009-03-30 Joseph Myers <joseph@codesourcery.com>
415
416 * arm-dis.c (print_insn): Also check section matches in backwards
417 search for mapping symbol.
418
d34b5006
L		 4192009-03-26 H.J. Lu <hongjiu.lu@intel.com>
420
421 * i386-dis.c (get_valid_dis386): Abort on unhandled table.
422
8d25cc3d
AM		 4232009-03-18 Alan Modra <amodra@bigpond.net.au>
424
3889c459 425 * cgen-opc.c: Include alloca-conf.h rather than alloca.h.
8d25cc3d
AM		 426 * Makefile.am: Run "make dep-am".
427 * Makefile.in: Regenerate.
428 * openrisc-opc.c: Regenerate.
429
34dd024a
NC		 4302009-03-10 Nick Clifton <nickc@redhat.com>
431
432 * po/id.po: Updated Indonesian translation.
433
69fe9ce5
AM		 4342009-03-10 Alan Modra <amodra@bigpond.net.au>
435
436 * ppc-dis.c: Include "opintl.h".
437 (struct ppc_mopt, ppc_opts): New.
438 (ppc_parse_cpu): New function.
439 (powerpc_init_dialect): Use it.
440 (print_ppc_disassembler_options): Dump options from ppc_opts.
441 Internationalize message.
442
d11fd249
NC		 4432009-03-06 Nick Clifton <nickc@redhat.com>
444
445 * po/es.po: Updated Spanish translation.
446
51dec227
AM		 4472009-03-04 Alan Modra <amodra@bigpond.net.au>
448
449 PR 6768
450 * configure.in: Test for ld --as-needed support. Link shared
451 libopcodes against libm.
452 * configure: Regenerate.
453
c72ab5f2
PB		 4542009-03-03 Peter Bergner <bergner@vnet.ibm.com>
455
456 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
457 instructions from newer processors are listed before older ones.
458
a1f7ca36
AM		 4592009-03-03 Alan Modra <amodra@bigpond.net.au>
460
461 * Makefile.am: Run "make dep-am".
462 (HFILES): Move lm32-desc.h and lm32-opc.h from..
463 (CFILES): ..here.
464 * Makefile.in: Regenerate.
465
c3b7224a
NC		 4662009-03-02 Qinwei <qinwei@sunnorth.com.cn>
467
468 * score7-dis.c: New file.
469 * Makefile.am: Add dependencies for score7-dis.c.
470 * Makefile.in: Regenerate.
471 * configure.in: Add score7-dis to score files.
472 * configure: Regenerate.
473 * score-dis.c: Add support for score7 architecture.
474 * score-opc.h: Likewise.
475
58e24671
RW		 4762009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
477
478 * configure: Regenerate.
479
d6f574e0
L		 4802009-02-27 H.J. Lu <hongjiu.lu@intel.com>
481
482 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
483
066be9f7
PB		 4842009-02-26 Peter Bergner <bergner@vnet.ibm.com>
485
486 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
487 the power7 and the isel instructions.
488 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
489 (insert_dm, extract_dm): Likewise.
490 (XB6): Update comment to include XX2 form.
491 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
492 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
493 (RemoveXX3DM): Delete.
494 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
495 "mftgpr">: Deprecate for POWER7.
496 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
497 "frsqrte.">: Deprecate the three operand form and enable the two
498 operand form for POWER7 and later.
499 <"wait">: Extend to accept optional parameter. Enable for POWER7.
500 <"waitsrv", "waitimpl">: Add extended opcodes.
501 <"ldbrx", "stdbrx">: Enable for POWER7.
502 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
503 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
504 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
505 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
506 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
507 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
508 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
509 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
510 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
511 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
512 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
513 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
514 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
515 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
516 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
517 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
518 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
519 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
520 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
521 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
522 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
523 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
524 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
525 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
526 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
527 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
528 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
529 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
530 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
531 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
532 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
533 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
534 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
535 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
536 "xxspltw", "xxswapd">: Add VSX opcodes.
537
4c664d7b
L		 5382009-02-23 H.J. Lu <hongjiu.lu@intel.com>
539
540 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
541 (operand_types): Remove Vex_Imm4.
542
543 * i386-opc.h (Vex_Imm4): Removed.
544 (OTMax): Updated.
545 (i386_operand_type): Remove vex_imm4.
546
547 * i386-opc.tbl: Remove Vex_Imm4 comments.
548 * i386-init.h: Regenerated.
549 * i386-tbl.h: Likewise.
550
4ce8808b
RE		 5512009-02-23 Richard Earnshaw <rearnsha@arm.com>
552
553 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
554 vq{r}shr{u}n.s64 insnstructions.
555
0e55be16
PB		 5562009-02-19 Peter Bergner <bergner@vnet.ibm.com>
557
558 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
559 operand to be a float point register (FRT/FRS).
560
b1c9882d
AN		 5612009-02-18 Adam Nemet <anemet@caviumnetworks.com>
562
563 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
564 dmfc2 and dmtc2 before the architecture-level variants.
565
137f2437
NC		 5662009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
567
568 * fr30-opc.c: Regenerate.
569 * frv-opc.c: Regenerate.
570 * ip2k-opc.c: Regenerate.
571 * iq2000-opc.c: Regenerate.
572 * lm32-opc.c: Regenerate.
573 * m32c-opc.c: Regenerate.
574 * m32r-opc.c: Regenerate.
575 * mep-opc.c: Regenerate.
576 * mt-opc.c: Regenerate.
577 * xc16x-opc.c: Regenerate.
578 * xstormy16-opc.c: Regenerate.
579 * tic54x-dis.c (print_instruction): Avoid compiler warning on
580 sprintf call.
581
87298967
NS		 5822009-02-12 Nathan Sidwell <nathan@codesourcery.com>
583
584 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
585
80890a61
PB		 5862009-02-05 Peter Bergner <bergner@vnet.ibm.com>
587
588 * ppc-opc.c: Update copyright year.
589 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
590 ordering for POWER4 and later and use the correct Server ordering.
591
ce2f5b3c
L		 5922009-02-04 H.J. Lu <hongjiu.lu@intel.com>
593
594 AVX Programming Reference (January, 2009)
595 * i386-dis.c (PREFIX_VEX_3A44): New.
596 (VEX_LEN_3A44_P_2): Likewise.
597 (PREFIX_VEX_3A48): Updated.
598 (VEX_LEN_3A4C_P_2): Likewise.
599 (prefix_table): Add PREFIX_VEX_3A44.
600 (vex_table): Likewise.
601 (vex_len_table): Add VEX_LEN_3A44_P_2.
602
603 * i386-opc.tbl: Add PCLMUL + AVX instructions.
604 * i386-tbl.h: Regenerated.
605
52b6b6b9
JM		 6062009-02-03 Sandip Matte <sandip@rmicorp.com>
607
608 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
609 (mips_arch_choices): Add XLR entry.
610 * mips-opc.c (XLR): Define.
611 (mips_builtin_opcodes): Add XLR instructions.
612
31dd3154
JM		 6132009-02-03 Carlos O'Donell <carlos@codesourcery.com>
614
615 * Makefile.am: Add install-pdf target.
616 * po/Make-in: Add install-pdf target.
617 * Makefile.in: Regenerate.
618
c1a0a41f
DD		 6192009-02-02 DJ Delorie <dj@redhat.com>
620
621 * mep-asm.c: Regenerate.
622 * mep-desc.c: Regenerate.
623 * mep-desc.h: Regenerate.
624 * mep-dis.c: Regenerate.
625 * mep-ibld.c: Regenerate.
626 * mep-opc.c: Regenerate.
627 * mep-opc.h: Regenerate.
628
087b80de
JM		 6292009-01-29 Mark Mitchell <mark@codesourcery.com>
630
631 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
632 qsub, and qdsub.
633
159073e6
NC		 6342009-01-28 Chao-ying Fu <fu@mips.com>
635
636 * mips-opc.c (suxc1): Add the flag of FP_D.
637
6f3b91a6
AM		 6382009-01-20 Alan Modra <amodra@bigpond.net.au>
639
640 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
641 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
642 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
643 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
644 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
645 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
646 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
647 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
648
29670fb9
AM		 6492009-01-16 Alan Modra <amodra@bigpond.net.au>
650
651 * configure.in (commonbfdlib): Delete.
652 (SHARED_LIBADD): Add pic libiberty if such is available.
653 * configure: Regenerate.
654 * po/POTFILES.in: Regenerate.
655
21169fcf
PB		 6562009-01-14 Peter Bergner <bergner@vnet.ibm.com>
657
658 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
659 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
660 operand form and enable the four operand form for POWER6 and later.
661 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
662 three operand form for POWER6 and later.
663
4ca47a51
MF		 6642009-01-14 Mike Frysinger <vapier@gentoo.org>
665
666 * bfin-dis.c (OUTS): Use "%s" as format string.
667
8acd5377
L		 6682009-01-13 H.J. Lu <hongjiu.lu@intel.com>
669
670 * i386-gen.c (cpu_flag_init): Remove a white space.
671 (operand_type_init): Likewise.
672
c1ec1875
L		 6732009-01-12 H.J. Lu <hongjiu.lu@intel.com>
674
675 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
676 * i386-tbl.h: Regenerated.
677
c7532693
L		 6782009-01-12 H.J. Lu <hongjiu.lu@intel.com>
679
680 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
681 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
682 subS, xorS and cmpS.
683
bd5295b2
L		 6842009-01-10 H.J. Lu <hongjiu.lu@intel.com>
685
686 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
687 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
688 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
689 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
690 and CpuSYSCALL.
691 (lineno): Removed.
692 (set_bitfield): Take an argument, lineno. Don't report lineno
693 on error if it is -1.
694 (process_i386_cpu_flag): Take an argument, lineno.
695 (process_i386_opcode_modifier): Likewise.
696 (process_i386_operand_type): Likewise.
697 (output_i386_opcode): Likewise.
698 (opcode_hash_entry): Add lineno.
699 (process_i386_opcodes): Updated.
700 (process_i386_registers): Likewise.
701 (process_i386_initializers): Likewise.
702
703 * i386-opc.h (CpuP4): Removed.
704 (CpuK6): Likewise.
705 (CpuK8): Likewise.
706 (CpuClflush): New.
707 (CpuSYSCALL): Likewise.
708 (CpuMMX): Updated.
709 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
710 cpuclflush and cpusyscall.
711
712 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
713 syscall and sysret.
714 * i386-init.h: Regenerated.
715 * i386-tbl.h: Likewise.
716
1b7f3fb0
L		 7172009-01-09 H.J. Lu <hongjiu.lu@intel.com>
718
719 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
720 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
721 (cpu_flags): Add CpuRdtscp.
722 (set_bitfield): Remove CpuSledgehammer check.
723
724 * i386-opc.h (CpuRdtscp): New.
725 (CpuLM): Updated.
726 (i386_cpu_flags): Add cpurdtscp.
727
728 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
729 * i386-init.h: Regenerated.
730 * i386-tbl.h: Likewise.
731
1cb0a767
PB		 7322009-01-09 Peter Bergner <bergner@vnet.ibm.com>
733
734 * ppc-opc.c (PPCNONE): Define.
735 (NOPOWER4): Delete.
736 (powerpc_opcodes): Initialize the new "deprecated" field.
737
168e3097
L		 7382009-01-06 H.J. Lu <hongjiu.lu@intel.com>
739
740 AVX Programming Reference (December, 2008)
741 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
742 (VEX_LEN_E7_P_2_M_0): Likewise.
743 (VEX_LEN_2C_P_1): Updated.
744 (VEX_LEN_E8_P_2): Likewise.
745 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
746 (mod_table): Likewise.
747
748 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
749 * i386-tbl.h: Regenerated.
750
22da050b
L		 7512009-01-05 H.J. Lu <hongjiu.lu@intel.com>
752
753 * i386-gen.c (process_copyright): Update for 2009.
754
755 * i386-init.h: Regenerated.
756 * i386-tbl.h: Likewise.
757
0bfee649 7582009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 759
0bfee649
L		 760 AVX Programming Reference (December, 2008)
761 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 762 (OP_EX_VexW): Likewise.
0bfee649 763 (OP_EX_VexImmW): Likewise.
c0f3af97 764 (OP_XMM_VexW): Likewise.
c0f3af97 765 (VEXI4_Fixup): Likewise.
c0f3af97 766 (VPERMIL2_Fixup): Likewise.
c0f3af97 767 (VexI4): Likewise.
0bfee649
L		 768 (VexFMA): Likewise.
769 (Vex128FMA): Likewise.
c0f3af97
L		 770 (EXVexW): Likewise.
771 (EXdVexW): Likewise.
772 (EXqVexW): Likewise.
0bfee649 773 (EXVexImmW): Likewise.
c0f3af97 774 (XMVexW): Likewise.
c0f3af97 775 (VPERMIL2): Likewise.
0bfee649
L		 776 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
777 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
778 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
779 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
780 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
781 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
782 (get_vex_imm8): Likewise.
783 (OP_EX_VexReg): Likewise.
784 vpermil2_op): Likewise.
785 (EXVexWdq): New.
786 (vex_w_dq_mode): Likewise.
787 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
788 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
789 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
790 (es_reg): Updated.
791 (PREFIX_VEX_38DB): Likewise.
792 (PREFIX_VEX_3A4A): Likewise.
793 (PREFIX_VEX_3A60): Likewise.
794 (PREFIX_VEX_3ADF): Likewise.
795 (VEX_LEN_3ADF_P_2): Likewise.
796 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
797 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
798 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
799 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
800 PREFIX_VEX_3896...PREFIX_VEX_389F,
801 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
802 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 803 (vex_table): Likewise.
0bfee649
L		 804 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
805 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
806 (putop): Support "%XW".
807 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 808
0bfee649 809 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 810
0bfee649
L		 811 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
812 instructions. Add new FMA instructions.
28dbc079
L		 813 * i386-tbl.h: Regenerated.
814
0bfee649 8152009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 816
0bfee649
L		 817 * or32-opc.c (or32_print_register, or32_print_immediate,
818 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 819
0bfee649 820For older changes see ChangeLog-2008
252b5132
RH		 821\f
822Local Variables:
2f6d2f85
NC		 823mode: change-log
824left-margin: 8
825fill-column: 74
252b5132
RH		 826version-control: never
827End:
GDB Binutils - Deliverables
This page took 0.600685 seconds and 4 git commands to generate.