* ld-powerpc/tlsexe.r: Update sh_info to decimal.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
f3806e43
BE
12004-04-29 Ben Elliston <bje@au.ibm.com>
2
520ceea4
BE
3 * ppc-opc.c (XCMPL): Renmame to XOPL. Update users.
4 (powerpc_opcodes): Add "dbczl" instruction for PPC970.
f3806e43 5
1f1799d5
KK
62004-04-22 Kaz Kojima <kkojima@rr.iij4u.or.jp>
7
8 * sh-dis.c (print_insn_sh): Print the value in constant pool
9 as a symbol if it looks like a symbol.
10
fd99574b
NC
112004-04-22 Peter Barada <peter@the-baradas.com>
12
13 * m68k-dis.c(print_insn_m68k): Set mfcmac/mcfemac on
14 appropriate ColdFire architectures.
15 (print_insn_m68k): Handle EMAC, MAC/EMAC scalefactor, and MAC/EMAC
16 mask addressing.
17 Add EMAC instructions, fix MAC instructions. Remove
18 macmw/macml/msacmw/msacml instructions since mask addressing now
19 supported.
20
b4781d44
JJ
212004-04-20 Jakub Jelinek <jakub@redhat.com>
22
23 * sparc-opc.c (fmoviccx, fmovfccx, fmovccx): Define.
24 (fmovicc, fmovfcc, fmovcc): Remove fpsize argument, change opcode to
25 suffix. Use fmov*x macros, create all 3 fpsize variants in one
26 macro. Adjust all users.
27
91809fda
NC
282004-04-15 Anil Paranjpe <anilp1@kpitcummins.com>
29
30 * h8300-dis.c (bfd_h8_disassemble) : Treat "adds" & "subs"
31 separately.
32
f4453dfa
NC
332004-03-30 Kazuhiro Inaoka <inaoka.kazuhiro@renesas.com>
34
35 * m32r-asm.c: Regenerate.
36
9b0de91a
SS
372004-03-29 Stan Shebs <shebs@apple.com>
38
39 * mpw-config.in, mpw-make.sed: Remove MPW support files, no longer
40 used.
41
e20c0b3d
AM
422004-03-19 Alan Modra <amodra@bigpond.net.au>
43
44 * aclocal.m4: Regenerate.
45 * config.in: Regenerate.
46 * configure: Regenerate.
47 * po/POTFILES.in: Regenerate.
48 * po/opcodes.pot: Regenerate.
49
fdd12ef3
AM
502004-03-16 Alan Modra <amodra@bigpond.net.au>
51
52 * ppc-dis.c (print_insn_powerpc): Don't print tabs. Handle
53 PPC_OPERANDS_GPR_0.
54 * ppc-opc.c (RA0): Define.
55 (RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
56 (RAOPT): Rename from RAO. Update all uses.
a9c3619e 57 (powerpc_opcodes): Use RA0 as appropriate.
fdd12ef3 58
2dc111b3 592004-03-15 Aldy Hernandez <aldyh@redhat.com>
fdd12ef3
AM
60
61 * ppc-opc.c (powerpc_opcodes): Add BOOKE versions of mfsprg.
2dc111b3 62
7bfeee7b
AM
632004-03-15 Alan Modra <amodra@bigpond.net.au>
64
65 * sparc-dis.c (print_insn_sparc): Update getword prototype.
66
7ffdda93
ML
672004-03-12 Michal Ludvig <mludvig@suse.cz>
68
69 * i386-dis.c (GRPPLOCK): Delete.
7bfeee7b 70 (grps): Delete GRPPLOCK entry.
7ffdda93 71
cc0ec051
AM
722004-03-12 Alan Modra <amodra@bigpond.net.au>
73
74 * i386-dis.c (OP_M, OP_0f0e, OP_0fae, NOP_Fixup): New functions.
75 (M, Mp): Use OP_M.
76 (None, PADLOCK_SPECIAL, PADLOCK_0): Delete.
77 (GRPPADLCK): Define.
78 (dis386): Use NOP_Fixup on "nop".
79 (dis386_twobyte): Use GRPPADLCK on opcode 0xa7.
80 (twobyte_has_modrm): Set for 0xa7.
81 (padlock_table): Delete. Move to..
82 (grps): ..here, using OP_0f07. Use OP_Ofae on lfence, mfence
83 and clflush.
84 (print_insn): Revert PADLOCK_SPECIAL code.
85 (OP_E): Delete sfence, lfence, mfence checks.
86
4fd61dcb
JJ
872004-03-12 Jakub Jelinek <jakub@redhat.com>
88
89 * i386-dis.c (grps): Use INVLPG_Fixup instead of OP_E for invlpg.
90 (INVLPG_Fixup): New function.
91 (PNI_Fixup): Remove ATTRIBUTE_UNUSED from sizeflag.
92
0f10071e
ML
932004-03-12 Michal Ludvig <mludvig@suse.cz>
94
95 * i386-dis.c (PADLOCK_SPECIAL, PADLOCK_0): New defines.
96 (dis386_twobyte): Opcode 0xa7 is PADLOCK_0.
97 (padlock_table): New struct with PadLock instructions.
98 (print_insn): Handle PADLOCK_SPECIAL.
99
c02908d2
AM
1002004-03-12 Alan Modra <amodra@bigpond.net.au>
101
102 * i386-dis.c (grps): Use clflush by default for 0x0fae/7.
103 (OP_E): Twiddle clflush to sfence here.
104
d5bb7600
NC
1052004-03-08 Nick Clifton <nickc@redhat.com>
106
107 * po/de.po: Updated German translation.
108
ae51a426
JR
1092003-03-03 Andrew Stubbs <andrew.stubbs@superh.com>
110
111 * sh-dis.c (print_insn_sh): Don't disassemble fp instructions in
112 nofpu mode. Add BFD type bfd_mach_sh4_nommu_nofpu.
113 * sh-opc.h: Add sh4_nommu_nofpu architecture and adjust instructions
114 accordingly.
115
676a64f4
RS
1162004-03-01 Richard Sandiford <rsandifo@redhat.com>
117
118 * frv-asm.c: Regenerate.
119 * frv-desc.c: Regenerate.
120 * frv-desc.h: Regenerate.
121 * frv-dis.c: Regenerate.
122 * frv-ibld.c: Regenerate.
123 * frv-opc.c: Regenerate.
124 * frv-opc.h: Regenerate.
125
c7a48b9a
RS
1262004-03-01 Richard Sandiford <rsandifo@redhat.com>
127
128 * frv-desc.c, frv-opc.c: Regenerate.
129
8ae0baa2
RS
1302004-03-01 Richard Sandiford <rsandifo@redhat.com>
131
132 * frv-desc.c, frv-opc.c, frv-opc.h: Regenerate.
133
ce11586c
JR
1342004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
135
136 * sh-opc.h: Move fsca and fsrra instructions from sh4a to sh4.
137 Also correct mistake in the comment.
138
6a5709a5
JR
1392004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
140
141 * sh-dis.c (print_insn_sh): Add REG_N_D nibble type to
142 ensure that double registers have even numbers.
143 Add REG_N_B01 for nn01 (binary 01) nibble to ensure
144 that reserved instruction 0xfffd does not decode the same
145 as 0xfdfd (ftrv).
146 * sh-opc.h: Add REG_N_D nibble type and use it whereever
147 REG_N refers to a double register.
148 Add REG_N_B01 nibble type and use it instead of REG_NM
149 in ftrv.
150 Adjust the bit patterns in a few comments.
151
e5d2b64f 1522004-02-25 Aldy Hernandez <aldyh@redhat.com>
7bfeee7b
AM
153
154 * ppc-opc.c (powerpc_opcodes): Change mask for dcbt and dcbtst.
e5d2b64f 155
1f04b05f
AH
1562004-02-20 Aldy Hernandez <aldyh@redhat.com>
157
158 * ppc-opc.c (powerpc_opcodes): Move mfmcsrr0 before mfdc_dat.
159
2f3b8700
AH
1602004-02-20 Aldy Hernandez <aldyh@redhat.com>
161
162 * ppc-opc.c (powerpc_opcodes): Add m*ivor35.
163
f0b26da6 1642004-02-20 Aldy Hernandez <aldyh@redhat.com>
7bfeee7b
AM
165
166 * ppc-opc.c (powerpc_opcodes): Add mfivor32, mfivor33, mfivor34,
167 mtivor32, mtivor33, mtivor34.
f0b26da6 168
23d59c56 1692004-02-19 Aldy Hernandez <aldyh@redhat.com>
7bfeee7b
AM
170
171 * ppc-opc.c (powerpc_opcodes): Add mfmcar.
23d59c56 172
34920d91
NC
1732004-02-10 Petko Manolov <petkan@nucleusys.com>
174
175 * arm-opc.h Maverick accumulator register opcode fixes.
176
44d86481
BE
1772004-02-13 Ben Elliston <bje@wasabisystems.com>
178
179 * m32r-dis.c: Regenerate.
180
17707c23
MS
1812004-01-27 Michael Snyder <msnyder@redhat.com>
182
183 * sh-opc.h (sh_table): "fsrra", not "fssra".
184
fe3a9bc4
NC
1852004-01-23 Andrew Over <andrew.over@cs.anu.edu.au>
186
187 * sparc-opc.c (fdtox, fstox, fqtox, fxtod, fxtos, fxtoq): Tighten
188 contraints.
189
ff24f124
JJ
1902004-01-19 Andrew Over <andrew.over@cs.anu.edu.au>
191
192 * sparc-opc.c (sparc_opcodes) <f[dsq]tox, fxto[dsq]>: Fix args.
193
a02a862a
AM
1942004-01-19 Alan Modra <amodra@bigpond.net.au>
195
196 * i386-dis.c (OP_E): Print scale factor on intel mode sib when not
197 1. Don't print scale factor on AT&T mode when index missing.
198
d164ea7f
AO
1992004-01-16 Alexandre Oliva <aoliva@redhat.com>
200
201 * m10300-opc.c (mov): 8- and 24-bit immediates are zero-extended
202 when loaded into XR registers.
203
cb10e79a
RS
2042004-01-14 Richard Sandiford <rsandifo@redhat.com>
205
206 * frv-desc.h: Regenerate.
207 * frv-desc.c: Regenerate.
208 * frv-opc.c: Regenerate.
209
f532f3fa
MS
2102004-01-13 Michael Snyder <msnyder@redhat.com>
211
212 * sh-dis.c (print_insn_sh): Allocate 4 bytes for insn.
213
e45d0630
PB
2142004-01-09 Paul Brook <paul@codesourcery.com>
215
216 * arm-opc.h (arm_opcodes): Move generic mcrr after known
217 specific opcodes.
218
3ba7a1aa
DJ
2192004-01-07 Daniel Jacobowitz <drow@mvista.com>
220
221 * Makefile.am (libopcodes_la_DEPENDENCIES)
222 (libopcodes_la_LIBADD): Revert 2003-05-17 change. Add explanatory
223 comment about the problem.
224 * Makefile.in: Regenerate.
225
ba2d3f07
AO
2262004-01-06 Alexandre Oliva <aoliva@redhat.com>
227
228 2003-12-19 Alexandre Oliva <aoliva@redhat.com>
229 * frv-asm.c (parse_ulo16, parse_uhi16, parse_d12): Fix some
230 cut&paste errors in shifting/truncating numerical operands.
231 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
232 * frv-asm.c (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
233 (parse_uslo16): Likewise.
234 (parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
235 (parse_d12): Parse gotoff12 and gotofffuncdesc12.
236 (parse_s12): Likewise.
237 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
238 * frv-asm.c (parse_ulo16): Parse gotlo and gotfuncdesclo.
239 (parse_uslo16): Likewise.
240 (parse_uhi16): Parse gothi and gotfuncdeschi.
241 (parse_d12): Parse got12 and gotfuncdesc12.
242 (parse_s12): Likewise.
243
3ab48931
NC
2442004-01-02 Albert Bartoszko <albar@nt.kegel.com.pl>
245
246 * msp430-dis.c (msp430_doubleoperand): Check for an 'add'
247 instruction which looks similar to an 'rla' instruction.
a0bd404e 248
c9e214e5 249For older changes see ChangeLog-0203
252b5132
RH
250\f
251Local Variables:
2f6d2f85
NC
252mode: change-log
253left-margin: 8
254fill-column: 74
252b5132
RH
255version-control: never
256End:
This page took 0.255288 seconds and 4 git commands to generate.