2006-04-06 Carlos O'Donell <carlos@codesourcery.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
108a6f8e
CD
12006-04-06 Carlos O'Donell <carlos@codesourcery.com>
2
3 * Makefile.am: Add install-html target.
4 * Makefile.in: Regenerate.
5
a135cb2c
NC
62006-04-06 Nick Clifton <nickc@redhat.com>
7
8 * po/vi/po: Updated Vietnamese translation.
9
47426b41
AM
102006-03-31 Paul Koning <ni1d@arrl.net>
11
12 * pdp11-opc.c (pdp11_opcodes): Fix opcode for SEC instruction.
13
331f1cbe
BS
142006-03-16 Bernd Schmidt <bernd.schmidt@analog.com>
15
16 * bfin-dis.c (decode_dsp32shiftimm_0): Simplify and correct the
17 logic to identify halfword shifts.
18
c16d2bf0
PB
192006-03-16 Paul Brook <paul@codesourcery.com>
20
21 * arm-dis.c (arm_opcodes): Rename swi to svc.
22 (thumb_opcodes): Ditto.
23
5348b81e
DD
242006-03-13 DJ Delorie <dj@redhat.com>
25
5398310a
DD
26 * m32c-asm.c: Regenerate.
27 * m32c-desc.c: Likewise.
28 * m32c-desc.h: Likewise.
29 * m32c-dis.c: Likewise.
30 * m32c-ibld.c: Likewise.
5348b81e
DD
31 * m32c-opc.c: Likewise.
32 * m32c-opc.h: Likewise.
33
253d272c
DD
342006-03-10 DJ Delorie <dj@redhat.com>
35
36 * m32c-desc.c: Regenerate with mul.l, mulu.l.
37 * m32c-opc.c: Likewise.
38 * m32c-opc.h: Likewise.
39
40
f530741d
NC
412006-03-09 Nick Clifton <nickc@redhat.com>
42
43 * po/sv.po: Updated Swedish translation.
44
35c52694
L
452006-03-07 H.J. Lu <hongjiu.lu@intel.com>
46
47 PR binutils/2428
48 * i386-dis.c (REP_Fixup): New function.
49 (AL): Remove duplicate.
50 (Xbr): New.
51 (Xvr): Likewise.
52 (Ybr): Likewise.
53 (Yvr): Likewise.
54 (indirDXr): Likewise.
55 (ALr): Likewise.
56 (eAXr): Likewise.
57 (dis386): Updated entries of ins, outs, movs, lods and stos.
58
ed963e2d
NC
592006-03-05 Nick Clifton <nickc@redhat.com>
60
61 * cgen-ibld.in (insert_normal): Cope with attempts to insert a
62 signed 32-bit value into an unsigned 32-bit field when the host is
63 a 64-bit machine.
64 * fr30-ibld.c: Regenerate.
65 * frv-ibld.c: Regenerate.
66 * ip2k-ibld.c: Regenerate.
67 * iq2000-asm.c: Regenerate.
68 * iq2000-ibld.c: Regenerate.
69 * m32c-ibld.c: Regenerate.
70 * m32r-ibld.c: Regenerate.
71 * openrisc-ibld.c: Regenerate.
72 * xc16x-ibld.c: Regenerate.
73 * xstormy16-ibld.c: Regenerate.
74
c7d41dc5
NC
752006-03-03 Shrirang Khisti <shrirangk@kpitcummins.com)
76
77 * xc16x-asm.c: Regenerate.
78 * xc16x-dis.c: Regenerate.
c7d41dc5 79
f7d9e5c3
CD
802006-02-27 Carlos O'Donell <carlos@codesourcery.com>
81
82 * po/Make-in: Add html target.
83
331d2d0d
L
842006-02-27 H.J. Lu <hongjiu.lu@intel.com>
85
86 * i386-dis.c (IS_3BYTE_OPCODE): New for 3-byte opcodes used by
87 Intel Merom New Instructions.
88 (THREE_BYTE_0): Likewise.
89 (THREE_BYTE_1): Likewise.
90 (three_byte_table): Likewise.
91 (dis386_twobyte): Use THREE_BYTE_0 for entry 0x38. Use
92 THREE_BYTE_1 for entry 0x3a.
93 (twobyte_has_modrm): Updated.
94 (twobyte_uses_SSE_prefix): Likewise.
95 (print_insn): Handle 3-byte opcodes used by Intel Merom New
96 Instructions.
97
ff3f9d5b
DM
982006-02-24 David S. Miller <davem@sunset.davemloft.net>
99
100 * sparc-dis.c (v9_priv_reg_names): Add "gl" entry.
101 (v9_hpriv_reg_names): New table.
102 (print_insn_sparc): Allow values up to 16 for '?' and '!'.
103 New cases '$' and '%' for read/write hyperprivileged register.
104 * sparc-opc.c (sparc_opcodes): Add new entries for UA2005
105 window handling and rdhpr/wrhpr instructions.
106
6772dd07
DD
1072006-02-24 DJ Delorie <dj@redhat.com>
108
109 * m32c-desc.c: Regenerate with linker relaxation attributes.
110 * m32c-desc.h: Likewise.
111 * m32c-dis.c: Likewise.
112 * m32c-opc.c: Likewise.
113
62b3e311
PB
1142006-02-24 Paul Brook <paul@codesourcery.com>
115
116 * arm-dis.c (arm_opcodes): Add V7 instructions.
117 (thumb32_opcodes): Ditto. Handle V7M MSR/MRS variants.
118 (print_arm_address): New function.
119 (print_insn_arm): Use it. Add 'P' and 'U' cases.
120 (psr_name): New function.
121 (print_insn_thumb32): Add 'U', 'C' and 'D' cases.
122
59cf82fe
L
1232006-02-23 H.J. Lu <hongjiu.lu@intel.com>
124
125 * ia64-opc-i.c (bXc): New.
126 (mXc): Likewise.
127 (OpX2TaTbYaXcC): Likewise.
128 (TF). Likewise.
129 (TFCM). Likewise.
130 (ia64_opcodes_i): Add instructions for tf.
131
132 * ia64-opc.h (IMMU5b): New.
133
134 * ia64-asmtab.c: Regenerated.
135
19a7219f
L
1362006-02-23 H.J. Lu <hongjiu.lu@intel.com>
137
138 * ia64-gen.c: Update copyright years.
139 * ia64-opc-b.c: Likewise.
140
7f3dfb9c
L
1412006-02-22 H.J. Lu <hongjiu.lu@intel.com>
142
143 * ia64-gen.c (lookup_regindex): Handle ".vm".
144 (print_dependency_table): Handle '\"'.
145
146 * ia64-ic.tbl: Updated from SDM 2.2.
147 * ia64-raw.tbl: Likewise.
148 * ia64-waw.tbl: Likewise.
149 * ia64-asmtab.c: Regenerated.
150
151 * ia64-opc-b.c (ia64_opcodes_b): Add vmsw.0 and vmsw.1.
152
d70c5fc7
NC
1532006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
154 Anil Paranjape <anilp1@kpitcummins.com>
155 Shilin Shakti <shilins@kpitcummins.com>
156
157 * xc16x-desc.h: New file
158 * xc16x-desc.c: New file
159 * xc16x-opc.h: New file
160 * xc16x-opc.c: New file
161 * xc16x-ibld.c: New file
162 * xc16x-asm.c: New file
163 * xc16x-dis.c: New file
164 * Makefile.am: Entries for xc16x
165 * Makefile.in: Regenerate
166 * cofigure.in: Add xc16x target information.
167 * configure: Regenerate.
168 * disassemble.c: Add xc16x target information.
169
a1cfb73e
L
1702006-02-11 H.J. Lu <hongjiu.lu@intel.com>
171
172 * i386-dis.c (dis386_twobyte): Use "movZ" for debug register
173 moves.
174
6dd5059a
L
1752006-02-11 H.J. Lu <hongjiu.lu@intel.com>
176
177 * i386-dis.c ('Z'): Add a new macro.
178 (dis386_twobyte): Use "movZ" for control register moves.
179
8536c657
NC
1802006-02-10 Nick Clifton <nickc@redhat.com>
181
182 * iq2000-asm.c: Regenerate.
183
266abb8f
NS
1842006-02-07 Nathan Sidwell <nathan@codesourcery.com>
185
186 * m68k-dis.c (print_insn_m68k): Use bfd_m68k_mach_to_features.
187
f1a64f49
DU
1882006-01-26 David Ung <davidu@mips.com>
189
190 * mips-opc.c: Add I33 masks to these MIPS32R2 instructions: prefx,
191 ceil.l.d, ceil.l.s, cvt.d.l, cvt.l.d, cvt.l.s, cvt.s.l, floor.l.d,
192 floor.l.s, ldxc1, lwxc1, madd.d, madd.s, msub.d, msub.s, nmadd.d,
193 nmadd.s, nmsub.d, nmsub.s, recip.d, recip.s, round.l.d, rsqrt.d,
194 rsqrt.s, sdxc1, swxc1, trunc.l.d, trunc.l.s.
195
9e919b5f
AM
1962006-01-18 Arnold Metselaar <arnoldm@sourceware.org>
197
198 * z80-dis.c (struct buffer, prt_d, prt_d_n, arit_d, ld_r_d,
199 ld_d_r, pref_xd_cb): Use signed char to hold data to be
200 disassembled.
201 * z80-dis.c (TXTSIZ): Increase buffer size to 24, this fixes
202 buffer overflows when disassembling instructions like
203 ld (ix+123),0x23
204 * z80-dis.c (opc_ind, pref_xd_cb): Suppress '+' in an indexed
205 operand, if the offset is negative.
206
c9021189
AM
2072006-01-17 Arnold Metselaar <arnoldm@sourceware.org>
208
209 * z80-dis.c (struct buffer, prt_d, prt_d_n, pref_xd_cb): Use
210 unsigned char to hold data to be disassembled.
211
d99b6465
AS
2122006-01-17 Andreas Schwab <schwab@suse.de>
213
214 PR binutils/1486
215 * disassemble.c (disassemble_init_for_target): Set
216 disassembler_needs_relocs for bfd_arch_arm.
217
c2fe9327
PB
2182006-01-16 Paul Brook <paul@codesourcery.com>
219
e88d958a 220 * m68k-opc.c (m68k_opcodes): Fix opcodes for ColdFire f?abss,
c2fe9327
PB
221 f?add?, and f?sub? instructions.
222
32fba81d
NC
2232006-01-16 Nick Clifton <nickc@redhat.com>
224
225 * po/zh_CN.po: New Chinese (simplified) translation.
226 * configure.in (ALL_LINGUAS): Add "zh_CH".
227 * configure: Regenerate.
228
1b3a26b5
PB
2292006-01-05 Paul Brook <paul@codesourcery.com>
230
231 * m68k-opc.c (m68k_opcodes): Add missing ColdFire fdsqrtd entry.
232
db313fa6
DD
2332006-01-06 DJ Delorie <dj@redhat.com>
234
235 * m32c-desc.c: Regenerate.
236 * m32c-opc.c: Regenerate.
237 * m32c-opc.h: Regenerate.
238
54d46aca
DD
2392006-01-03 DJ Delorie <dj@redhat.com>
240
241 * cgen-ibld.in (extract_normal): Avoid memory range errors.
242 * m32c-ibld.c: Regenerated.
243
e88d958a 244For older changes see ChangeLog-2005
252b5132
RH
245\f
246Local Variables:
2f6d2f85
NC
247mode: change-log
248left-margin: 8
249fill-column: 74
252b5132
RH
250version-control: never
251End:
This page took 0.338355 seconds and 4 git commands to generate.