bfd/
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
350cc38d
MS
12007-11-29 Mark Shinwell <shinwell@codesourcery.com>
2
3 * mips-dis.c (mips_arch_choices): Add Loongson-2E and -2F
4 entries.
5 * mips-opc.c (IL2E): New.
6 (IL2F): New.
7 (mips_builtin_opcodes): Add Loongson-2E and -2F instructions.
8 Allow movz and movn for Loongson-2E and -2F. Add movnz entry.
9 Move coprocessor encodings to the end of the table. Allow
10 certain MIPS V .ps instructions on the Loongson-2E and -2F.
11
56950294
MS
122007-11-29 Mark Shinwell <shinwell@codesourcery.com>
13
14 * mips-opc.c (I3_32, I3_33, I4_32, I4_33, I5_33): New.
15 (mips_builtin_opcodes): Use these new I* values.
16
96787764
AK
172007-11-27 Andreas Krebbel <krebbel1@de.ibm.com>
18
19 * s390-opc.txt ("tcet", "tcdt", "tcxt", "tget", "tgdt",
20 "tgxt"): Removed.
21 ("tdcet", "tdcdt", "tdcxt", "tdget", "tdgdt", "tdgxt"): Added.
22
4f8631b1
L
232007-11-14 H.J. Lu <hongjiu.lu@intel.com>
24
25 * ia64-ic.tbl: Updated for Itanium 9100 series.
26 * ia64-raw.tbl: Likewise.
27 * ia64-waw.tbl: Likewise.
28 * ia64-asmtab.c: Regenerated.
29
302007-11-14 Tristan Gingold <gingold@adacore.com>
31
32 * ia64-dis.c (print_insn_ia64): Handle ar.ruc.
33 * ia64-gen.c (lookup_regindex): Likewise.
34
57d85092
NC
352007-11-07 Jens Arnold <jens@jens-arnold.net>
36
37 PR gas/5228
38 * m68k-opc.c (m68k_opcodes): Fix coldfire msac.w instructions with
39 parallel loads.
40
679936aa
TG
412007-11-07 Tristan Gingold <gingold@adacore.com>
42
43 * ia64-dis.c (print_insn_ia64): Generate symbolic names for cr
44 registers instead of register number.
45
92c8bd79
NC
462007-11-07 David O'Brien <obrien@FreeBSD.org>
47
48 * arm-dis.c (arm_opcodes): Remove superflous escapes of percent
49 operators.
50
548b1dcf
PB
512007-11-06 Peter Bergner <bergner@vnet.ibm.com>
52
53 * ppc-opc.c (powerpc_opcodes): Remove the dcffix and dcffix. opcodes
54 which are not included in the "Preliminary Decimal Floating-Point
55 Architecture" document.
56
7ce189b3
L
572007-11-01 H.J. Lu <hongjiu.lu@intel.com>
58
59 * i386-gen.c (opcode_modifiers): Replace No_xSuf with
60 No_ldSuf.
61 * i386-opc.tbl: Likewise.
62
63 * i386-opc.h (No_xSuf): Renamed to ...
64 (No_ldSuf): This.
65 (FWait): Updated.
66
ca61edf2
L
672007-11-01 H.J. Lu <hongjiu.lu@intel.com>
68
69 * i386-gen.c (opcode_modifiers): Add ByteOkIntel, ToDword,
70 ToQword and AddrPrefixOp0.
71
72 * i386-opc.h (ByteOkIntel): New.
73 (ToDword): Likewise.
74 (ToQword): Likewise.
75 (AddrPrefixOp0): Likewise.
76 (IsPrefix): Updated.
77 (i386_opcode_modifier): Add byteokintel, todword, toqword
78 and addrprefixop0.
79
80 * i386-opc.tbl (cvtss2si): Add ToQword.
81 (cvttss2si): Likewise.
82 (cvtsd2si): Add ToDword.
83 (cvttsd2si): Likewise.
84 (monitor): Add AddrPrefixOp0.
85 (invlpga): Likewise.
86 (vmload): Likewise.
87 (vmrun): Likewise.
88 (vmsave): Likewise.
89 (pextrb): Add ByteOkIntel.
90 (pinsrb): Likewise.
91 * i386-tbl.h: Regenerated.
92
1b0d430b
L
932007-10-31 H.J. Lu <hongjiu.lu@intel.com>
94
95 * i386-dis.c (USE_REG_TABLE): Defined as the previous one + 1.
96 (USE_REG_TABLE): Likewise.
97 (USE_MOD_TABLE): Likewise.
98 (USE_RM_TABLE): Likewise.
99 (USE_PREFIX_TABLE): Likewise.
100 (USE_X86_64_TABLE): Likewise.
101 (USE_3BYTE_TABLE): Likewise.
102
75c135a8
L
1032007-10-26 H.J. Lu <hongjiu.lu@intel.com>
104
105 * i386-dis.c (MOD_0F2B_PREFIX_0...MOD_0F2B_PREFIX_3): New.
106 (MOD_0F51): Likewise.
107 (MOD_0FD7): Likewise.
108 (MOD_0FE7_PREFIX_2): Likewise.
109 (MOD_0F382A_PREFIX_2): Likewise.
110 (MOD_0F71_REG_2): Updated.
111 (MOD_0FF0_PREFIX_3): Likewise.
112 (MOD_62_32BIT): Likewise.
113 (dis386_twobyte): Use MOD_0F51 and MOD_0FD7.
114 (prefix_table): Use MOD_0F2B_PREFIX_0...MOD_0F2B_PREFIX_3,
115 MOD_0FE7_PREFIX_2 and MOD_0F382A_PREFIX_2.
116 (mod_table): Add MOD_0F2B_PREFIX_0...MOD_0F2B_PREFIX_3,
117 MOD_0F51, MOD_0FD7 and MOD_0F382A_PREFIX_2.
118
2cc7bb5d
NC
1192007-10-26 Nick Clifton <nickc@redhat.com>
120
121 * arm-dis.c (print_insn): Check for a symtab that exists but is
122 empty.
123
79f7344f
AM
1242007-10-24 Alan Modra <amodra@bigpond.net.au>
125
126 * po/POTFILES.in: Regenerate.
127
ad19981d
L
1282007-10-23 H.J. Lu <hongjiu.lu@intel.com>
129
130 * i386-dis.c (OP_SIMD_Suffix): Renamed to ...
131 (CMP_Fixup): This. Rewrite.
132 (OPSIMD): Renamed to ...
133 (CMP): This. Updated.
134 (prefix_table): Update PREFIX_0FC2 entry.
135
92fddf8e
L
1362007-10-22 H.J. Lu <hongjiu.lu@intel.com>
137
138 * i386-dis.c (prefix_table): Reordered by opcode.
139 (mod_table): Likewise.
140
6a718ea2
L
1412007-10-19 H.J. Lu <hongjiu.lu@intel.com>
142
143 * i386-dis.c (prefix_table): Use XS on psrldq and pslldq.
144
25b07cd9
NS
1452007-10-17 Nathan Sidwell <nathan@codesourcery.com>
146
147 * m68k-opc.c (m68k_opcodes): Correct move sr and ccr masks for
148 coldfire.
149
91eb7075
PB
1502007-10-15 Peter Bergner <bergner@vnet.ibm.com>
151
152 * ppc-opc.c (powerpc_opcodes): Fix the first two operands of
153 dquaiq. to use the TE and FRT macros.
154
8dbcd839
PB
1552007-10-15 Peter Bergner <bergner@vnet.ibm.com>
156
157 * ppc-opc.c (TE): Correct signedness.
158 (powerpc_opcodes): Sort psq_st and psq_stu according to major
159 opcode number.
160
d5d7db8e
L
1612007-10-15 H.J. Lu <hongjiu.lu@intel.com>
162
163 * i386-dis.c (dis386_twobyte): Reformat.
164 (prefix_table): Likewise.
165 (three_byte_table): Likewise.
166
65be1333
AM
1672007-10-15 Alan Modra <amodra@bigpond.net.au>
168
169 * mcore-dis.c (print_insn_mcore): Protect "fprintf" var against
170 macro expansion.
171
e2ec9d29
L
1722007-10-12 H.J. Lu <hongjiu.lu@intel.com>
173
174 * i386-gen.c (opcode_modifiers): Add FirstXmm0.
175
176 * i386-opc.h (FirstXmm0): New.
177 (IsPrefix): Updated.
178 (i386_opcode_modifier): Add firstxmm0.
179
180 * i386-opc.tbl (blendvpd): Replace RegKludge with FirstXmm0.
181 (blendvps): Likewise.
182 (pblendvb): Likewise.
183 * i386-tbl.h: Regenerated.
184
88a94849
L
1852007-10-12 H.J. Lu <hongjiu.lu@intel.com>
186
187 * i386-dis.c (prefix_table): Reformat pblendvb and blendvps.
188
d55ee72f
L
1892007-10-10 H.J. Lu <hongjiu.lu@intel.com>
190
191 * i386-dis.c (v_mode): Defined as previous one + 1.
192 (w_mode): Likewise.
193 (d_mode): Likewise.
194 (q_mode): Likewise.
195 (t_mode): Likewise.
196 (x_mode): Likewise.
197 (m_mode): Likewise.
198 (cond_jump_mode): Likewise.
199 (loop_jcxz_mode): Likewise.
200 (dq_mode): Likewise.
201 (dqw_mode): Likewise.
202 (f_mode): Likewise.
203 (const_1_mode): Likewise.
204 (stack_v_mode): Likewise.
205 (z_mode): Likewise.
206 (o_mode): Likewise.
207 (dqb_mode): Likewise.
208 (dqd_mode): Likewise.
209 (es_reg): Likewise.
210 (cs_reg): Likewise.
211 (ss_reg): Likewise.
212 (ds_reg): Likewise.
213 (fs_reg): Likewise.
214 (gs_reg): Likewise.
215 (eAX_reg): Likewise.
216 (eCX_reg): Likewise.
217 (eDX_reg): Likewise.
218 (eBX_reg): Likewise.
219 (eSP_reg): Likewise.
220 (eBP_reg): Likewise.
221 (eSI_reg): Likewise.
222 (eDI_reg): Likewise.
223 (al_reg): Likewise.
224 (cl_reg): Likewise.
225 (dl_reg): Likewise.
226 (bl_reg): Likewise.
227 (ah_reg): Likewise.
228 (ch_reg): Likewise.
229 (dh_reg): Likewise.
230 (bh_reg): Likewise.
231 (ax_reg): Likewise.
232 (cx_reg): Likewise.
233 (dx_reg): Likewise.
234 (bx_reg): Likewise.
235 (sp_reg): Likewise.
236 (bp_reg): Likewise.
237 (si_reg): Likewise.
238 (di_reg): Likewise.
239 (rAX_reg): Likewise.
240 (rCX_reg): Likewise.
241 (rDX_reg): Likewise.
242 (rBX_reg): Likewise.
243 (rSP_reg): Likewise.
244 (rBP_reg): Likewise.
245 (rSI_reg): Likewise.
246 (rDI_reg): Likewise.
247 (z_mode_ax_reg): Likewise.
248 (indir_dx_reg): Likewise.
249 (DREX_OC1): Updated.
250 (DREX_NO_OC0): Likewise.
251 (DREX_MASK): Likewise.
252 (MAX_BYTEMODE): New. Issue an error if MAX_BYTEMODE is not
253 less than DREX_OC1.
254
8a72226a
L
2552007-10-08 H.J. Lu <hongjiu.lu@intel.com>
256
257 * i386-dis.c: Updated comments for 'Y'.
258 (putop): Don't add 'q' for 'Y' if suffix_always isn't true.
259
f409fd1e
MR
2602007-10-08 Maciej W. Rozycki <macro@linux-mips.org>
261
262 * opcodes/mips-dis.c (mips_cp0_names_r3000): New definition.
263 (mips_cp0_names_r4000): Likewise.
264 (mips_arch_choices): Link to the above as appropriate.
265
defeac73
NC
2662007-10-08 Nick Clifton <nickc@redhat.com>
267
268 * configure.in (SHARED_DEPENDENCIES): Change non-cygwin dependency
269 to be ../bfd/libbfd.la.
270 * configure: Regenerate.
271
47dd174c
L
2722007-10-05 H.J. Lu <hongjiu.lu@intel.com>
273
274 * i386-dis.c (dis386_twobyte): Add getsec.
275
276 * i386-gen.c (cpu_flags): Add CpuSMX.
277
278 * i386-opc.h (CpuSMX): New.
279 (CpuSSSE3): Updated.
280 (i386_cpu_flags): Add cpusmx.
281
282 * i386-opc.tbl: Add getsec.
283 * i386-init.h: Regenerated.
284 * i386-tbl.h: Likewise.
285
058f233b
L
2862007-10-05 H.J. Lu <hongjiu.lu@intel.com>
287
288 * i386-dis.c (reg_table): Use "{ XX }" on "(bad)".
289 (prefix_table): Likewise.
290
f2a421c4
L
2912007-10-04 H.J. Lu <hongjiu.lu@intel.com>
292
293 * i386-dis.c (dis386_twobyte): Use EXx instead of EXq on
294 unpckhpX and unpckhpX.
295
c8ab98e0
DD
2962007-10-04 David Daney <ddaney@avtrex.com>
297
298 * mips-opc.c (mips_builtin_opcodes): Mark lwxc1 as working on FP_S
299 registers.
300
df26e7af
L
3012007-10-04 H.J. Lu <hongjiu.lu@intel.com>
302
303 * i386-dis.c (MOD_0F12_PREFIX_0): Use "movlps" and "movhlps"
304 instead of "movlpX" and "movhlpX", respectively.
305 (MOD_0F16_PREFIX_0): Use "movhps" and "movlhps" instead of
306 "movhpX" and "movlhpX", respectively.
307
9f39ef2b
NC
3082007-10-04 Nick Clifton <nickc@redhat.com>
309
45d42143
NC
310 * configure.in (WIN32LDFLAGS): Rename to SHARED_LDFLAGS.
311 (WIN32LIBADD): Rename to SHARED_LIBADD
312 (SHARED_DEPENDENCIES): New exported variable.
313 (enable_shared): Add dependency upon libbfd.la for non-cygwin
314 based shared library builds.
315 * Makefile.am (libopcodes_la_DEPENDENCIES): Append
316 SHARED_DEPENDENCIES.
317 (libopcodes_la_LIBADD): Rename WIN32LIBADD to SHARED_LIBADD.
318 (libopcodes_la_LDFLAGS): Rename WIN32LDFLAGS to SHARED_LDFLAGS.
319 * configure: Regenerate.
320 * Makefile.in: Regenerate.
321
9f39ef2b
NC
322 PR gas/5100
323 * arc-opc.c (insert_offset): Fix spelling mistake in error
324 message.
325
9b60702d
L
3262007-10-03 H.J. Lu <hongjiu.lu@intel.com>
327
328 * i386-dis.c (OP_REG): Set add to 0 only when needed.
329 (OP_C): Likewise.
330 (OP_D): Likewise.
331 (OP_MMX): Likewise.
332 (OP_XMM): Likewise.
333 (OP_EM): Likewise.
334 (OP_MXC): Likewise.
335 (OP_EX): Likewise.
336
458fa392
L
3372007-10-03 H.J. Lu <hongjiu.lu@intel.com>
338
339 * i386-opc.tbl: Update SSE comments.
340
89b66d55
L
3412007-10-01 H.J. Lu <hongjiu.lu@intel.com>
342
343 * i386-dis.c (THREE_BYTE_0FBA): Renamed to ...
344 (THREE_BYTE_0F7B): This.
345 (dis386_twobyte): Updated.
346 (three_byte_table): Updated comments.
347
7fac7ff4
NC
3482007-10-01 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
349
350 * cr16-opc.c: Updated the branch on condition instructions with
351 RELAXABLE flag.
352
4584a60d
L
3532007-09-30 H.J. Lu <hongjiu.lu@intel.com>
354
355 * 386-dis.c (prefix_table): Reformat comment.
356
1ceb70f8
L
3572007-09-29 H.J. Lu <hongjiu.lu@intel.com>
358
359 * 386-dis.c (USE_GROUPS): Renamed to ...
360 (USE_REG_TABLE): This.
361 (USE_OPC_EXT_TABLE): Renamed to ...
362 (USE_MOD_TABLE): This.
363 (USE_OPC_EXT_RM_TABLE): Renamed to ...
364 (USE_RM_TABLE): This.
365 (USE_XXX_TABLE): Reordered.
366 (GRP): Renamed to ...
367 (REG_TABLE): This.
368 (OPC_EXT_TABLE): Renamed to ...
369 (MOD_TABLE): This.
370 (OPC_EXT_RM_TABLE): Renamed to ...
371 (RM_TABLE): This.
372 (GRP_XXX): Renamed to ...
373 (REG_XXX): This.
374 (PREGRP_XXX): Renamed to ...
375 (PREFIX_XXX): This.
376 (OPC_EXT_XXX): Renamed to ...
377 (MOD_XXX): This.
378 (OPC_EXT_RM_XXX): Renamed to ...
379 (RM_XXX): This.
380 (grps): Renamed to ...
381 (reg_table): This
382 (prefix_user_table): Renamed to ...
383 (prefix_table): This
384 (opc_ext_table): Renamed to ...
385 (mod_table): This
386 (opc_ext_rm_table): Renamed to ...
387 (rm_table): This
388 (OPC_EXT_RM_XXX): Likewise.
389 (dis386): Updated.
390 (dis386_twobyte): Likewise.
391 (reg_table): Likewise.
392 (prefix_table): Likewise.
393 (x86_64_table): Likewise.
394 (three_byte_table): Likewise.
395 (mod_table): Likewise.
396 (rm_table): Likewise.
397 (get_valid_dis386): Likewise.
398
4e7d34a6
L
3992007-09-28 H.J. Lu <hongjiu.lu@intel.com>
400
401 * 386-dis.c (USE_PREFIX_USER_TABLE): Renamed to ...
402 (USE_PREFIX_TABLE): This.
403 (X86_64_SPECIAL): Renamed to ...
404 (USE_X86_64_TABLE): This.
405 (IS_3BYTE_OPCODE): Renamed to ...
406 (USE_3BYTE_TABLE): This.
407 (GRPXXX): Removed.
408 (PREGRPXXX): Likewise.
409 (X86_64_XXX): Likewise.
410 (THREE_BYTE_XXX): Likewise.
411 (OPC_EXT_XXX): Likewise.
412 (OPC_EXT_RM_XXX): Likewise.
413 (DIS386): New.
414 (GRP): Likewise.
415 (PREGRP): Likewise.
416 (X86_64_TABLE): Likewise.
417 (THREE_BYTE_TABLE): Likewise.
418 (OPC_EXT_TABLE): Likewise.
419 (OPC_EXT_RM_TABLE): Likewise.
420 (GRP_XXX): Likewise.
421 (PREGRP_XXX): Likewise.
422 (X86_64_XXX): Likewise.
423 (THREE_BYTE_XXX): Likewise.
424 (OPC_EXT_XXX): Likewise.
425 (OPC_EXT_RM_XXX): Likewise.
426 (dis386): Updated.
427 (dis386_twobyte): Likewise.
428 (grps): Likewise.
429 (prefix_user_table): Likewise.
430 (x86_64_table): Likewise.
431 (three_byte_table): Likewise.
432 (opc_ext_table): Likewise.
433 (opc_ext_rm_table): Likewise.
434 (get_valid_dis386): Likewise.
435
6807063e
L
4362007-09-27 H.J. Lu <hongjiu.lu@intel.com>
437
438 * i386-dis.c (dis386): Swap X86_64_27 with OPC_EXT_2.
439 (x86_64_table): Likewise.
440 (opc_ext_table): Likewise.
441
7c52e0e8
L
4422007-09-27 H.J. Lu <hongjiu.lu@intel.com>
443
444 PR binutils/5072
445 * i386-dis.c: Update comments on '{', '}' and '|' to support
446 only AT&T and Intel modes.
447 (X86_64_4...X86_64_27): New.
448 (dis386): Updated. Use X86_64_4...X86_64_21.
449 (dis386_twobyte): Updated.
450 (float_mem): Likewise.
451 (x86_64_table): Add X86_64_4...X86_64_27.
6807063e 452 (opc_ext_table): Updated. Use X86_64_22...X86_64_27.
7c52e0e8
L
453 (putop): Updated handling of '{', '}' and '|' to support only
454 AT&T and Intel modes.
455
d0fa1372
KH
4562007-09-27 Kazu Hirata <kazu@codesourcery.com>
457
458 * m68k-dis.c (print_insn_arg): Use %mbo instead of %mbb.
459
7a53bcd4
JW
4602007-09-26 James E. Wilson <wilson@specifix.com>
461
462 * ia64-gen.c (print_dependency_table): Fix typo in last patch.
463
168411b1
NC
4642007-09-26 Nick Clifton <nickc@redhat.com>
465
466 * mt-asm.c (parse_imm16): Reword error message in order to allow
467 it to be translated properly.
468 * ia64-gen.c (print_dependency_table): Likewise.
469 * mips-dis.c (print_insn_args): Likewise.
470
87767711
JB
4712007-09-26 Jan Beulich <jbeulich@novell.com>
472
473 * i386-dis.c (OP_E_extended): Distinguish rip- and eip-
474 relative addressing. Update used_prefixes based on whether any
475 base or index register was printed.
476
9a04903e
JB
4772007-09-26 Jan Beulich <jbeulich@novell.com>
478
479 * i386-opc.h (RegEip): Define.
480 (RegEiz): Adjust.
481 * i386-reg.tbl: Add eip. Mark rip and eip with RegRex64.
482 * i386-tbl.h: Re-generate.
483
4dffcebc
L
4842007-09-25 H.J. Lu <hongjiu.lu@intel.com>
485
486 * i386-gen.c (process_i386_opcodes): Process opcode_length.
487
488 * i386-opc.h (template): Add opcode_length.
489 * 386-opc.tbl: Likewise.
490 * i386-tbl.h: Regenerated.
491
a967d2b7
L
4922007-09-21 H.J. Lu <hongjiu.lu@intel.com>
493
494 * i386-opc.h: Adjust whitespaces.
495
c99d3d7a
DB
4962007-09-21 Dave Brolley <brolley@redhat.com>
497
498 * mep-desc.c: Regenerated.
499
20afcfb7
L
5002007-09-20 H.J. Lu <hongjiu.lu@intel.com>
501
502 * i386-dis.c (OP_E_extended): Display eiz for [eiz*1 + offset].
503
db51cc60
L
5042007-09-20 H.J. Lu <hongjiu.lu@intel.com>
505
506 PR 658
507 * 386-dis.c (index64): New.
508 (index32): Likewise.
509 (intel_index64): Likewise.
510 (intel_index32): Likewise.
511 (att_index64): Likewise.
512 (att_index32): Likewise.
513 (print_insn): Set index64 and index32.
514 (OP_E_extended): Use index64/index32 for index register for
515 SIB with INDEX == 4.
516
517 * i386-opc.h (RegEiz): New.
518 (RegRiz): Likewise.
519
520 * i386-reg.tbl: Add eiz and riz.
521 * i386-tbl.h: Regenerated.
522
0f7da397
L
5232007-09-19 H.J. Lu <hongjiu.lu@intel.com>
524
525 * i386-dis.c (OP_E_extended): Always display scale for memory.
526
20e192ab
L
5272007-09-17 H.J. Lu <hongjiu.lu@intel.com>
528
529 * i386-opc.h (RegRip): New.
530
531 * i386-reg.tbl (rip): Use RegRip for reg_num.
532 * i386-tbl.h: Regenerated.
533
7f396d02
NC
5342007-09-17 Nick Clifton <nickc@redhat.com>
535
536 * po/es.po: Updated Spanish translation.
537
c0e9c2a6
L
5382007-09-14 H.J. Lu <hongjiu.lu@intel.com>
539
540 * Makefile.am: Run "make dep-am".
541 * Makefile.in: Regenerate.
542
5432007-09-14 Michael Meissner <michael.meissner@amd.com>
85f10a01
MM
544 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
545 Tony Linthicum <tony.linthicum@amd.com>
546
547 * i386-opc.h (CpuSSE5): New macro.
548 (i386_cpu_flags): Add Drex, Drexv and Drexc.
549
550 * i386-gen.c (cpu_flag_init): Add CPU_SSE5_FLAGS.
551 (operand_type_init): Add CpuSSE5.
552 (opcode_modifiers): Add Drex, Drexv and Drexc.
553 (i386_opcode_modifier): Ditto.
554
555 * i386-opc.tbl (fmaddps,fmaddpd,fmaddss,fmaddsd): Define SSE5
556 instructions here.
557 (fmsubps,fmsubpd,fmsubss,fmsubsd): Ditto.
558 (fnmaddps,fnmaddpd,fnmaddss,fnmaddsd): Ditto.
559 (fnmsubps,fnmsubpd,fnmsubss,fnmsubsd): Ditto.
560 (pmacssww,pmacsww,pmacsswd,pmacswd): Ditto.
561 (pmacssdd,pmacsdd,pmacssdql,pmacssdqh): Ditto.
562 (pmacsdql,pmacsdqh,pmadcsswd,pmadcswd): Ditto.
563 (phaddbw,phaddbd,phaddbq,phaddwd): Ditto.
564 (phaddwq,phadddq,phaddubw,phaddubd): Ditto.
565 (phaddubq,phadduwd,phadduwq,phaddudq): Ditto.
566 (phsubbw,phsubwd,phsubdq): Ditto.
567 (pcmov,pperm,permps,permpd): Ditto.
568 (protb,protw,protd,protq): Ditto.
569 (pshlb,pshlw,pshld,pshlq): Ditto.
570 (pshab,pshaw,pshad,pshaq): Ditto.
571 (comps,comeqps,comltps,comungeps,comleps,comungtps): Ditto.
572 (comunordps,comneps,comneqps,comnltps,comugeps): Ditto.
573 (comnleps,comugtps,comordps,comueqps,comultps): Ditto.
574 (comngeps,comuleps,comngtps,comfalseps,comuneps): Ditto.
575 (comuneqps,comunltps,comgeps,comunleps,comgtps,comtrueps): Ditto.
576 (compd,comeqpd,comltpd,comungepd,comlepd,comungtpd,comunordpd): Ditto.
577 (comnepd,comneqpd,comnltpd,comugepd,comnlepd,comugtpd): Ditto.
578 (comordpd,comueqpd,comultpd,comngepd,comulepd,comngtpd): Ditto.
579 (comfalsepd,comunepd,comuneqpd,comunltpd,comgepd): Ditto.
580 (comunlepd,comgtpd,comtruepd): Ditto.
581 (comss,comeqss,comltss,comungess,comless,comungtss,comunordss): Ditto.
582 (comness,comneqss,comnltss,comugess,comnless,comugtss): Ditto.
583 (comordss,comueqss,comultss,comngess,comuless,comngtss): Ditto.
584 (comfalsess,comuness,comuneqss,comunltss,comgess): Ditto.
585 (comunless,comgtss,comtruess): Ditto.
586 (comsd,comeqsd,comltsd,comungesd,comlesd,comungtsd,comunordsd): Ditto.
587 (comnesd,comneqsd,comnltsd,comugesd,comnlesd,comugtsd): Ditto.
588 (comordsd,comueqsd,comultsd,comngesd,comulesd,comngtsd): Ditto.
589 (comfalsesd,comunesd,comuneqsd,comunltsd,comgesd): Ditto.
590 (comunlesd,comgtsd,comtruesd): Ditto.
591 (pcomub,pcomltub,pcomleub,pcomgtub,pcomgeub,pcomequb): Ditto.
592 (pcomnequb,pcomneub): Ditto.
593 (pcomuw,pcomltuw,pcomleuw,pcomgtuw,pcomgeuw,pcomequw): Ditto.
594 (pcomnequw,pcomneuw): Ditto.
595 (pcomud,pcomltud,pcomleud,pcomgtud,pcomgeud,pcomequd): Ditto.
596 (pcomnequd,pcomneud): Ditto.
597 (pcomuq,pcomltuq,pcomleuq,pcomgtuq,pcomgeuq,pcomequq): Ditto.
598 (pcomnequq,pcomneuq): Ditto.
599 (pcomb,pcomltb,pcomleb,pcomgtb,pcomgeb,pcomeqb): Ditto.
600 (pcomneqb,pcomneb): Ditto.
601 (pcomw,pcomltw,pcomlew,pcomgtw,pcomgew,pcomeqw): Ditto.
602 (pcomneqw,pcomnew): Ditto.
603 (pcomd,pcomltd,pcomled,pcomgtd,pcomged,pcomeqd): Ditto.
604 (pcomneqd,pcomned): Ditto.
605 (pcomq,pcomltq,pcomleq,pcomgtq,pcomgeq): Ditto.
606 (pcomeqq,pcomneqq,pcomneq): Ditto.
607 (pcomtrueb, pcomtruew, pcomtrued, pcomtrueq): Ditto.
608 (pcomtrueub, pcomtrueuw, pcomtrueud, pcomtrueuq): Ditto.
609 (pcomfalseb, pcomfalsew, pcomfalsed, pcomfalseq): Ditto.
610 (pcomfalseub, pcomfalseuw, pcomfalseud, pcomfalseuq): Ditto.
611 (frczps,frczpd,frczss,frczsd): Ditto.
612 (cvtph2ps,cvtps2ph): Ditto.
613
614 * i386-tbl.h: Regenerate from i386-opc.tbl.
c0e9c2a6 615 * i386-init.h: Likewise.
85f10a01
MM
616
617 * i386-dis.c (libiberty.h): Include to get ARRAY_SIZE.
618 (dis386_move_test): New disassembly support for move from test
619 register instruction that overlaps with SSE5 instructions.
620 (print_insn): Add support for special casing the i386/i486 move
621 from test register instruction that overlaps with the SSE5
622 0x0f24 4 operand instructions.
623 (OP_DREX_ICMP): New macros for SSE5 DREX handling.
624 (OP_DREX_FCMP): Ditto.
625 (OP_E_extended): Rename from OP_E, add additional argument to skip
626 the DREX byte.
627 (OP_E): Call OP_E_extended.
628 (DREX_REG_MEMORY): New macros for drex handling.
629 (DREX_REG_UNKNOWN): Ditto.
630 (DREX4_OC1): Ditto.
631 (DREX4_NO_OC0): Ditto.
632 (DREX4_MASK): Ditto.
633 (three_byte_table): Add SSE5 instructions.
634 (print_drex_arg): New function to print a DREX register or memory
635 reference.
636 (OP_DREX4): New function for handling DREX 4 argument ops.
637 (OP_DREX3): New function for handling DREX 3 argument ops.
638 (twobyte_has_modrm): 0f{25,7a,7b} all use the modrm byte.
639 (THREE_BYTE_SSE5_0F{24,25,7A,7B}): New macros for initializing 3
640 byte opcode support for SSE5 instructions.
641 (dis386_twobyte): Add SSE5 24/25/7a/7b support.
642 (three_byte_table): Add rows for describing SSE5 instructions.
643
8bb15339
L
6442007-09-13 H.J. Lu <hongjiu.lu@intel.com>
645
646 * i386-dis.c (get_valid_dis386): Take a pointer to
647 disassemble_info. Handle IS_3BYTE_OPCODE.
648 (print_insn): Updated. Don't handle IS_3BYTE_OPCODE here.
649
8c6c9809
L
6502007-09-12 H.J. Lu <hongjiu.lu@intel.com>
651
652 * i386-opc.h (CpuUnused): Defined with CpuMax.
653 (OTUnused): Defined with OTMax.
654
ae91ad40
JB
6552007-09-12 Jan Beulich <jbeulich@novell.com>
656
657 * i386-opc.tbl: Add two-operand forms of blendvps, blendvpd, and
658 pblendvb.
659 * i386-tbl.h: Regenerate.
660
8b40d594
L
6612007-09-09 H.J. Lu <hongjiu.lu@intel.com>
662
663 * i386-gen.c (main): Remove the local variable, unused.
664
33169993
L
6652007-09-08 H.J. Lu <hongjiu.lu@intel.com>
666
667 * Makefile.am: Run "make dep-am".
668 * Makefile.in: Regenerate.
669
40fb9820
L
6702007-09-08 H.J. Lu <hongjiu.lu@intel.com>
671
672 * configure.in (AC_CHECK_HEADERS): Add limits.h.
673 * configure: Regenerated.
674 * config.in: Likewise.
675
676 * i386-gen.c: Include "sysdep.h" instead of <stdlib.h> and
677 <string.h>. Use xstrerror instead of strerror.
678 (initializer): New.
679 (cpu_flag_init): Likewise.
680 (bitfield): Likewise.
681 (BITFIELD): New.
682 (cpu_flags): Likewise.
683 (opcode_modifiers): Likewise.
684 (operand_types): Likewise.
685 (compare): Likewise.
686 (set_cpu_flags): Likewise.
687 (output_cpu_flags): Likewise.
688 (process_i386_cpu_flags): Likewise.
689 (output_opcode_modifier): Likewise.
690 (process_i386_opcode_modifier): Likewise.
691 (output_operand_type): Likewise.
692 (process_i386_operand_type): Likewise.
693 (set_bitfield): Likewise.
694 (operand_type_init): Likewise.
695 (process_i386_initializers): Likewise.
696 (process_i386_opcodes): Call process_i386_opcode_modifier to
697 process opcode_modifier. Call process_i386_operand_type to
698 process operand_types.
699 (process_i386_registers): Call process_i386_operand_type to
700 process reg_type.
701 (main): Check unused bits in i386_cpu_flags and i386_operand_type.
702 Sort cpu_flags, opcode_modifiers and operand_types. Call
703 process_i386_initializers.
704
705 * i386-init.h: New.
706 * i386-tbl.h: Regenerated.
707
708 * i386-opc.h: Include <limits.h>.
709 (CHAR_BIT): Define as 8 if not defined.
710 (Cpu186): Changed to position of bitfiled.
711 (Cpu286): Likewise.
712 (Cpu386): Likewise.
713 (Cpu486): Likewise.
714 (Cpu586): Likewise.
715 (Cpu686): Likewise.
716 (CpuP4): Likewise.
717 (CpuK6): Likewise.
718 (CpuK8): Likewise.
719 (CpuMMX): Likewise.
720 (CpuMMX2): Likewise.
721 (CpuSSE): Likewise.
722 (CpuSSE2): Likewise.
723 (Cpu3dnow): Likewise.
724 (Cpu3dnowA): Likewise.
725 (CpuSSE3): Likewise.
726 (CpuPadLock): Likewise.
727 (CpuSVME): Likewise.
728 (CpuVMX): Likewise.
729 (CpuSSSE3): Likewise.
730 (CpuSSE4a): Likewise.
731 (CpuABM): Likewise.
732 (CpuSSE4_1): Likewise.
733 (CpuSSE4_2): Likewise.
734 (Cpu64): Likewise.
735 (CpuNo64): Likewise.
736 (D): Likewise.
737 (W): Likewise.
738 (Modrm): Likewise.
739 (ShortForm): Likewise.
740 (Jump): Likewise.
741 (JumpDword): Likewise.
742 (JumpByte): Likewise.
743 (JumpInterSegment): Likewise.
744 (FloatMF): Likewise.
745 (FloatR): Likewise.
746 (FloatD): Likewise.
747 (Size16): Likewise.
748 (Size32): Likewise.
749 (Size64): Likewise.
750 (IgnoreSize): Likewise.
751 (DefaultSize): Likewise.
752 (No_bSuf): Likewise.
753 (No_wSuf): Likewise.
754 (No_lSuf): Likewise.
755 (No_sSuf): Likewise.
756 (No_qSuf): Likewise.
757 (No_xSuf): Likewise.
758 (FWait): Likewise.
759 (IsString): Likewise.
760 (RegKludge): Likewise.
761 (IsPrefix): Likewise.
762 (ImmExt): Likewise.
763 (NoRex64): Likewise.
764 (Rex64): Likewise.
765 (Ugh): Likewise.
766 (Reg8): Likewise.
767 (Reg16): Likewise.
768 (Reg32): Likewise.
769 (Reg64): Likewise.
770 (FloatReg): Likewise.
771 (RegMMX): Likewise.
772 (RegXMM): Likewise.
773 (Imm8): Likewise.
774 (Imm8S): Likewise.
775 (Imm16): Likewise.
776 (Imm32): Likewise.
777 (Imm32S): Likewise.
778 (Imm64): Likewise.
779 (Imm1): Likewise.
780 (BaseIndex): Likewise.
781 (Disp8): Likewise.
782 (Disp16): Likewise.
783 (Disp32): Likewise.
784 (Disp32S): Likewise.
785 (Disp64): Likewise.
786 (InOutPortReg): Likewise.
787 (ShiftCount): Likewise.
788 (Control): Likewise.
789 (Debug): Likewise.
790 (Test): Likewise.
791 (SReg2): Likewise.
792 (SReg3): Likewise.
793 (Acc): Likewise.
794 (FloatAcc): Likewise.
795 (JumpAbsolute): Likewise.
796 (EsSeg): Likewise.
797 (RegMem): Likewise.
798 (OTMax): Likewise.
799 (Reg): Commented out.
800 (WordReg): Likewise.
801 (ImplicitRegister): Likewise.
802 (Imm): Likewise.
803 (EncImm): Likewise.
804 (Disp): Likewise.
805 (AnyMem): Likewise.
806 (LLongMem): Likewise.
807 (LongMem): Likewise.
808 (ShortMem): Likewise.
809 (WordMem): Likewise.
810 (ByteMem): Likewise.
811 (CpuMax): New
812 (CpuLM): Likewise.
813 (CpuNumOfUints): Likewise.
814 (CpuNumOfBits): Likewise.
815 (CpuUnused): Likewise.
816 (OTNumOfUints): Likewise.
817 (OTNumOfBits): Likewise.
818 (OTUnused): Likewise.
819 (i386_cpu_flags): New type.
820 (i386_operand_type): Likewise.
821 (i386_opcode_modifier): Likewise.
822 (CpuSledgehammer): Removed.
823 (CpuSSE4): Likewise.
824 (CpuUnknownFlags): Likewise.
825 (Reg): Likewise.
826 (WordReg): Likewise.
827 (ImplicitRegister): Likewise.
828 (Imm): Likewise.
829 (EncImm): Likewise.
830 (Disp): Likewise.
831 (AnyMem): Likewise.
832 (LLongMem): Likewise.
833 (LongMem): Likewise.
834 (ShortMem): Likewise.
835 (WordMem): Likewise.
836 (ByteMem): Likewise.
837 (template): Use i386_cpu_flags for cpu_flags, use
838 i386_opcode_modifier for opcode_modifier, use
839 i386_operand_type for operand_types.
840 (reg_entry): Use i386_operand_type for reg_type.
841
842 * Makefile.am (HFILES): Add i386-init.h.
843 ($(srcdir)/i386-init.h): New rule.
844 ($(srcdir)/i386-tbl.h): Depend on $(srcdir)/i386-init.h
845 instead.
846 * Makefile.in: Regenerated.
847
93b1ec2c
L
8482007-09-06 H.J. Lu <hongjiu.lu@intel.com>
849
850 * i386-gen.c (next_field): Updated to take a separator.
851 (process_i386_opcodes): Updated.
852 (process_i386_registers): Likewise.
853
72ffa0fb
L
8542007-09-06 H.J. Lu <hongjiu.lu@intel.com>
855
856 * i386-gen.c (table): Moved ...
857 (main): Here. Call process_copyright to output copyright.
858 (process_copyright): New.
859 (process_i386_opcodes): Take FILE *table.
860 (process_i386_registers): Likewise.
861
34edb9ad
L
8622007-09-06 H.J. Lu <hongjiu.lu@intel.com>
863
864 * i386-gen.c (table): New.
865 (process_i386_opcodes): Report errno when faied to open
866 i386-opc.tbl. Output opcodes to table. Close i386-opc.tbl
867 before return.
868 (process_i386_registers): Report errno when faied to open
869 i386-reg.tbl. Output opcodes to table. Close i386-reg.tbl
870 before return.
871 (main): Open i386-tbl.h for output.
872
873 * Makefile.am ($(srcdir)/i386-tbl.h): Remove " > $@".
874 * Makefile.in: Regenerated.
875
26186d74
L
8762007-09-06 H.J. Lu <hongjiu.lu@intel.com>
877
878 * i386-opc.tbl: Correct SVME instructions to allow 32bit register
879 operand in 64bit mode.
880 * i386-tbl.h: Regenerated.
881
1afd85e3
L
8822007-08-31 H.J. Lu <hongjiu.lu@intel.com>
883
884 * i386-dis.c (OPC_EXT_40...OPC_EXT_45): New.
885 (dis386_twobyte): Use OPC_EXT_40...OPC_EXT_45.
886 (opc_ext_table): Add OPC_EXT_40...OPC_EXT_45.
887
144c41d9
L
8882007-08-31 H.J. Lu <hongjiu.lu@intel.com>
889
890 * i386-dis.c (SVME_Fixup): Removed.
891 (OPC_EXT_39): New.
892 (OPC_EXT_RM_6): Likewise.
893 (grps): Use OPC_EXT_39.
894 (opc_ext_table): Add OPC_EXT_39.
895 (opc_ext_rm_table): Add OPC_EXT_RM_6.
896
897 * i386-opc.tbl: Correct SVME instructions to take register
898 operand only.
899 * i386-tbl.h: Regenerated.
900
dabbade6
L
9012007-08-31 H.J. Lu <hongjiu.lu@intel.com>
902
903 * Makefile.am (INCLUDES): Remove -D_GNU_SOURCE.
904 * Makefile.in: Regenerated.
905
906 * configure.in (AC_GNU_SOURCE): Added.
907 (AC_PROG_CC): Moved before AC_GNU_SOURCE.
908 (AC_CHECK_DECLS): Add stpcpy.
909 * configure: Regenerated.
910 * config.in: Likewise.
911
912 * i386-dis.c: Include "sysdep.h" before "dis-asm.h".
913
914 * sysdep.h (stpcpy): New.
915
bbedc832
L
9162007-08-30 H.J. Lu <hongjiu.lu@intel.com>
917
918 * i386-dis.c (INVLPG_Fixup): Removed.
919 (OPC_EXT_38): New.
920 (OPC_EXT_RM_5): Likewise.
921 (grps): Use OPC_EXT_38.
922 (opc_ext_table): Add OPC_EXT_38.
923 (opc_ext_rm_table): Add OPC_EXT_RM_5.
924
876d4bfa
L
9252007-08-29 H.J. Lu <hongjiu.lu@intel.com>
926
927 * i386-dis.c (SIMD_Fixup): Removed.
928 (OPC_EXT_34...OPC_EXT_37): New.
929 (dis386_twobyte): Use OPC_EXT_34 and OPC_EXT_35.
930 (prefix_user_table): Use OPC_EXT_36 and OPC_EXT_37.
931 (opc_ext_table): Add OPC_EXT_34...OPC_EXT_37.
932
d8faab4e
L
9332007-08-29 H.J. Lu <hongjiu.lu@intel.com>
934
935 * i386-dis.c (OPC_EXT_25...OPC_EXT_33): New.
936 (dis386): Use OPC_EXT_0...OPC_EXT_2.
937 (dis386_twobyte): Use OPC_EXT_3...OPC_EXT_5.
938 (grps): Updated to use OPC_EXT_6...OPC_EXT_31.
939 (prefix_user_table): Use OPC_EXT_32.
940 (x86_64_table): Use OPC_EXT_33.
941 (opc_ext_table): Reorder and add OPC_EXT_25...OPC_EXT_33.
942
c25c34f8
L
9432007-08-29 H.J. Lu <hongjiu.lu@intel.com>
944
945 * i386-dis.c (prefix_user_table): Fix comment.
946
b844680a
L
9472007-08-29 H.J. Lu <hongjiu.lu@intel.com>
948
949 * i386-dis.c (OP_Skip_MODRM): New.
950 (OP_Monitor): Likewise.
951 (OP_Mwait): Likewise.
952 (Mb): Likewise.
953 (Skip_MODRM): Likewise.
954 (USE_OPC_EXT_TABLE): Likewise.
955 (USE_OPC_EXT_RM_TABLE): Likewise.
956 (PREGRP98...PREGRP100): Likewise.
957 (OPC_EXT_0...OPC_EXT_24): Likewise.
958 (OPC_EXT_RM_0...OPC_EXT_RM_4): Likewise.
959 (lock_prefix): Likewise.
960 (data_prefix): Likewise.
961 (addr_prefix): Likewise.
962 (repz_prefix): Likewise.
963 (repnz_prefix): Likewise.
964 (opc_ext_table): Likewise.
965 (opc_ext_rm_table): Likewise.
966 (get_valid_dis386): Likewise.
967 (OP_VMX): Removed.
968 (OP_0fae): Likewise.
969 (PNI_Fixup): Likewise.
970 (VMX_Fixup): Likewise.
971 (VM): Likewise.
972 (twobyte_uses_DATA_prefix): Likewise.
973 (twobyte_uses_REPNZ_prefix): Likewise.
974 (twobyte_uses_REPZ_prefix): Likewise.
975 (threebyte_0x38_uses_DATA_prefix): Likewise.
976 (threebyte_0x38_uses_REPNZ_prefix): Likewise.
977 (threebyte_0x38_uses_REPZ_prefix): Likewise.
978 (threebyte_0x3a_uses_DATA_prefix): Likewise.
979 (threebyte_0x3a_uses_REPNZ_prefix): Likewise.
980 (threebyte_0x3a_uses_REPZ_prefix): Likewise.
981 (grps): Use OPC_EXT_0...OPC_EXT_24.
c25c34f8 982 (prefix_user_table): Add PREGRP98...PREGRP100.
b844680a
L
983 (print_insn): Remove uses_DATA_prefix, uses_LOCK_prefix,
984 uses_REPNZ_prefix and uses_REPZ_prefix. Initialize
985 repz_prefix, repnz_prefix, lock_prefix, addr_prefix and
986 data_prefix based on prefixes. Call get_valid_dis386 to
987 get a pointer to the valid dis386. Print out prefixes if
988 they aren't NULL.
989 (OP_C): Clear lock_prefix if PREFIX_LOCK is used.
990 (REP_Fixup): Set repz_prefix to "rep " when seeing
991 PREFIX_REPZ.
992
69efdb45
DJ
9932007-08-28 Daniel Jacobowitz <dan@codesourcery.com>
994
995 * po/nl.po: Updated translation.
996
d9a5e5e5
L
9972007-08-28 H.J. Lu <hongjiu.lu@intel.com>
998
999 * i386-dis.c (Md): New.
1000 (grps): Use 0 on invlpg. Use M on fxsave and fxrstor. Use
1001 Md on ldmxcsr and stmxcsr. Use b_mode on clflush.
1002 (OP_0fae): Clear bytemode for sfence.
1003
c3d65c1c
BE
10042007-08-22 Ben Elliston <bje@au.ibm.com>
1005
1006 * ppc-opc.c (PSW, PSWM, PSQ, PSQM, PSD, MTMSRD_L): New.
1007 (XOPS, XOPS_MASK, XW, XW_MASK): Likewise.
1008 (PPCPS): Likewise.
1009 (powerpc_opcodes): Add all pair singles instructions.
1010 * ppc-dis.c (powerpc_dialect): Handle "ppcps".
1011 (print_ppc_disassembler_options): Document -Mppcps.
1012
fcb7aa2f
AK
10132007-08-21 Andreas Krebbel <krebbel1@de.ibm.com>
1014
1015 * s390-mkopc.c (struct s390_cond_ext_format): New global struct.
1016 (s390_cond_ext_format): New global variable.
1017 (expandConditionalJump): New function.
1018 (main): Invoke expandConditionalJump for mnemonics containing '*'.
1019 * s390-opc.txt: Replace mnemonics with conditional
1020 mask extensions with instructions using the newly introduced '*' tag.
1021
e9f27433
AM
10222007-08-17 Alan Modra <amodra@bigpond.net.au>
1023
1024 * po/Make-in: Add --msgid-bugs-address to xgettext invocation.
1025
d02756e7
NC
10262007-08-10 Nick Clifton <nickc@redhat.com>
1027
1028 * po/fi.po: Updated Finnish translation.
1029 * po/ga.po: Updated Irish translation.
1030 * po/vi.po: Updated Vietnamese translation.
1031
c3ad16c0
L
10322007-08-09 H.J. Lu <hongjiu.lu@intel.com>
1033
1034 * i386-opc.tbl: Add NoRex64 to pmovsxbw, pmovsxwd, pmovsxdq,
1035 pmovzxbw, pmovzxwd, pmovzxdq and roundsd.
1036 * i386-tbl.h: Regenerated.
1037
b8deab37
JW
10382007-08-03 James E. Wilson <wilson@specifix.com>
1039
1040 * ia64-gen.c: (main): Add missing newline to copyright message.
1041 * ia64-ic.tbl (fp-non-arith): Add xmpy.
1042 * ia64-asmtab.c: Regenerate.
1043
7a3c21c9
MS
10442007-08-01 Michael Snyder <msnyder@access-company.com>
1045
1046 * i386-dis.c (print_insn): Guard against NULL.
1047
8976381e
L
10482007-07-29 H.J. Lu <hongjiu.lu@intel.com>
1049
1050 PR binutils/4834
1051 * i386-dis.c (EXw): New.
1052 (prefix_user_table): Updated to use EXw, EXd and EXq for SSE4
1053 instructions when appropriated.
1054
09335d05
L
10552007-07-28 H.J. Lu <hongjiu.lu@intel.com>
1056
59d5bbeb 1057 PR binutils/4834
09335d05
L
1058 * i386-dis.c (Eq): New.
1059 (EMC): Renamed to ...
1060 (EMCq): This. Use q_mode instead of v_mode.
1061 (prefix_user_table): Updated to use EXd, EXq, EMCq, Ed and Eq
1062 when appropriated.
1063
231af070
L
10642007-07-28 H.J. Lu <hongjiu.lu@intel.com>
1065
1066 * i386-dis.c (dis386_twobyte): Change "movd" to "movK".
1067 (prefix_user_table): Likewise. Use EXq instead of EXx on
1068 "movq".
1069
33e8d5ac
NS
10702007-07-27 Nathan Sidwell <nathan@codesourcery.com>
1071
1072 * ppc-opc (PPC7450): New.
1073 (powerpc_opcodes): Use it in dcba.
1074
6baf3772
L
10752007-07-24 H.J. Lu <hongjiu.lu@intel.com>
1076
1077 * i386-gen.c (main): Print a newline after copyright notice.
1078
c908d778
NC
10792007-07-19 Nick Clifton <nickc@redhat.com>
1080
1081 PR binutils/4801
1082 * maxq-dis.c (get_reg_name): Fix the scan of the
1083 mem_access_syntax_table.
1084
14051056
L
10852007-07-16 H.J. Lu <hongjiu.lu@intel.com>
1086
1087 * i386-dis.c (EMq): Removed.
1088 (EMx): New.
1089 (prefix_user_table): Replace EMq with EMx.
1090
80f2eaf0
NC
10912007-07-16 Nick Clifton <nickc@redhat.com>
1092
1093 * po/nl.po: Updated translation.
1094
7353bd54
NC
10952007-07-12 Nick Clifton <nickc@redhat.com>
1096
1097 * po/vi.po: Updated translation.
1098 * po/nl.po: Updated translation.
1099
e8d39116
L
11002007-07-06 Mark Kettenis <kettenis@gnu.org>
1101 H.J. Lu <hongjiu.lu@intel.com>
1102
1103 * Makefile.am (i386-tbl.h): Add $(srcdir)/ to target.
1104 (ia64-asmtab.c): Likewise.
1105 * Makefile.in: Regenerate.
1106
033ca630
L
11072007-07-05 H.J. Lu <hongjiu.lu@intel.com>
1108
1109 * aclocal.m4: Regenerated.
1110
9b201bb5
NC
11112007-07-04 Nick Clifton <nickc@redhat.com>
1112
1113 * alpha-dis.c: Update copyright notice to refer to GPLv3.
1114 * alpha-opc.c, arc-dis.c, arc-dis.h, arc-ext.c, arc-ext.h,
1115 arc-opc.c, arm-dis.c, avr-dis.c, bfin-dis.c, cgen-asm.c,
1116 cgen-asm.in, cgen-bitset.c, cgen-dis.c, cgen-dis.in, cgen-ibld.in,
1117 cgen-opc.c, cgen-ops.h, cgen.sh, cgen-types.h, cr16-dis.c,
1118 cr16-opc.c, cris-dis.c, cris-opc.c, crx-dis.c, crx-opc.c,
1119 d10v-dis.c, d10v-opc.c, d30v-dis.c, d30v-opc.c, disassemble.c,
1120 dis-buf.c, dis-init.c, dlx-dis.c, h8300-dis.c, h8500-dis.c,
1121 h8500-opc.h, hppa-dis.c, i370-dis.c, i370-opc.c, i386-dis.c,
1122 i386-gen.c, i386-opc.c, i386-opc.h, i860-dis.c, i960-dis.c,
1123 ia64-asmtab.h, ia64-dis.c, ia64-gen.c, ia64-opc-a.c, ia64-opc-b.c,
1124 ia64-opc.c, ia64-opc-d.c, ia64-opc-f.c, ia64-opc.h, ia64-opc-i.c,
1125 ia64-opc-m.c, ia64-opc-x.c, m10200-dis.c, m10200-opc.c,
1126 m10300-dis.c, m10300-opc.c, m68hc11-dis.c, m68hc11-opc.c,
1127 m68k-dis.c, m68k-opc.c, m88k-dis.c, maxq-dis.c, mcore-dis.c,
1128 mcore-opc.h, mips16-opc.c, mips-dis.c, mips-opc.c, mmix-dis.c,
1129 mmix-opc.c, msp430-dis.c, ns32k-dis.c, opintl.h, or32-dis.c,
1130 or32-opc.c, pdp11-dis.c, pdp11-opc.c, pj-dis.c, pj-opc.c,
1131 ppc-dis.c, ppc-opc.c, s390-dis.c, s390-mkopc.c, s390-opc.c,
1132 score-dis.c, score-opc.h, sh64-dis.c, sh64-opc.c, sh64-opc.h,
1133 sh-dis.c, sh-opc.h, sparc-dis.c, sparc-opc.c, spu-dis.c,
1134 spu-opc.c, sysdep.h, tic30-dis.c, tic4x-dis.c, tic54x-dis.c,
1135 tic54x-opc.c, tic80-dis.c, tic80-opc.c, v850-dis.c, v850-opc.c,
1136 vax-dis.c, w65-dis.c, w65-opc.h, xtensa-dis.c, z80-dis.c,
1137 z8k-dis.c, z8kgen.c: Likewise.
1138 * i386-opc.tbl, i386-reg.tbl: Add copyright notice.
1139 * aclocal.m4, configure, fr30-asm.c, fr30-desc.c, fr30-desc.h,
1140 fr30-dis.c, fr30-ibld.c, fr30-opc.c, fr30-opc.h, frv-asm.c,
1141 frv-desc.c, frv-desc.h, frv-dis.c, frv-ibld.c, frv-opc.c,
1142 frv-opc.h, i386-tbl.h, ia64-asmtab.c, ip2k-asm.c, ip2k-desc.c,
1143 ip2k-desc.h, ip2k-dis.c, ip2k-ibld.c, ip2k-opc.c, ip2k-opc.h,
1144 iq2000-asm.c, iq2000-desc.c, iq2000-desc.h, iq2000-dis.c,
1145 iq2000-ibld.c, iq2000-opc.c, iq2000-opc.h, m32c-asm.c,
1146 m32c-desc.c, m32c-desc.h, m32c-dis.c, m32c-ibld.c, m32c-opc.c,
1147 m32c-opc.h, m32r-asm.c, m32r-desc.c, m32r-desc.h, m32r-dis.c,
1148 m32r-ibld.c, m32r-opc.c, m32r-opc.h, m32r-opinst.c, mep-asm.c,
1149 mep-desc.c, mep-desc.h, mep-dis.c, mep-ibld.c, mep-opc.c,
1150 mep-opc.h, mt-asm.c, mt-desc.c, mt-desc.h, mt-dis.c, mt-ibld.c,
1151 mt-opc.c, mt-opc.h, openrisc-asm.c, openrisc-desc.c,
1152 openrisc-desc.h, openrisc-dis.c, openrisc-ibld.c, openrisc-opc.c,
1153 openrisc-opc.h, xc16x-asm.c, xc16x-desc.c, xc16x-desc.h,
1154 xc16x-dis.c, xc16x-ibld.c, xc16x-opc.c, xc16x-opc.h,
1155 xstormy16-asm.c, xstormy16-desc.c, xstormy16-desc.h,
1156 xstormy16-dis.c, xstormy16-ibld.c, xstormy16-opc.c,
1157 xstormy16-opc.h, z8k-opc.h: Regenerated
1158
ddb341a7
NC
11592007-07-04 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
1160
1161 * cr16-dis.c (getcinvstring): Add const qualifier to char *
1162 parameter.
1163 (print_insn_cr16): Remove cast to char *.
1164
afa2158f
NS
11652007-07-03 Nathan Sidwell <nathan@codesourcery.com>
1166
1167 * m68k-dis.c (fetch_arg): Add E. Replace length switch with
1168 direct masking.
1169 (print_ins_arg): Add j & K operand types.
1170 (match_insn_m68k): Check and skip initial '.' arg character.
1171 (m68k_scan_mask): Likewise.
1172 * m68k-opc.c (m68k_opcodes): Add coprocessor instructions.
1173
ae351704
AM
11742007-07-02 Alan Modra <amodra@bigpond.net.au>
1175
1176 * Makefile.am: Run "make dep-am".
1177 * Makefile.in: Regenerate.
1178 * aclocal.m4: Regenerate.
1179 * config.in: Regenerate.
1180 * po/POTFILES.in: Regenerate.
1181 * po/opcodes.pot: Regenerate.
1182
86b57e31
L
11832007-06-30 H.J. Lu <hongjiu.lu@intel.com>
1184
1185 * aclocal.m4: Regenerated.
1186 * Makefile.in: Likewise.
1187
f85fcb85
L
11882007-06-29 H.J. Lu <hongjiu.lu@intel.com>
1189
1190 * i386-reg.tbl: Remove spaces before comments.
1191
3d3d428f
NC
11922007-06-29 M R Swami Reddy <MR.Swami.Reddy@nsc.com>
1193
1194 * cr16-opc.c: New file.
1195 * cr16-dis.c: New file.
1196 * Makefile.am: Entries for cr16.
1197 * Makefile.in: Regenerate.
1198 * cofigure.in: Add cr16 target information.
1199 * configure : Regenerate.
1200 * disassemble.c: Add cr16 target information.
1201
40b8e679
L
12022007-06-28 H.J. Lu <hongjiu.lu@intel.com>
1203
1204 * Makefile.am (HFILES): Add i386-opc.h and i386-tbl.h.
1205 (CFILES): Add i386-gen.c.
1206 (i386-gen): New rule.
1207 (i386-gen.o): Likewise.
1208 (i386-tbl.h): Likewise.
1209 Run "make dep-am".
1210 * Makefile.in: Regenerated.
1211
1212 * i386-gen.c: New file.
1213 * i386-opc.tbl: Likewise.
1214 * i386-reg.tbl: Likewise.
1215 * i386-tbl.h: Likewise.
1216
1217 * i386-opc.c: Include "i386-tbl.h".
1218 (i386_optab): Removed.
1219 (i386_regtab): Likewise.
1220 (i386_regtab_size): Likewise.
1221
cd2cf30b
PB
12222007-06-26 Paul Brook <paul@codesourcery.com>
1223
1224 * arm-dis.c (coprocessor_opcodes): Add fmxr/fmrx mvfr0/mvfr1.
1225
5f15756d
L
12262007-06-25 H.J. Lu <hongjiu.lu@intel.com>
1227
1228 * i386-opc.h (regKludge): Renamed to ...
1229 (RegKludge): This.
1230
1231 * i386-opc.c (i386_optab): Replace regKludge with RegKludge.
1232
09a2c6cf
L
12332007-06-23 H.J. Lu <hongjiu.lu@intel.com>
1234
1235 PR binutils/4667
1236 * i386-dis.c (EX): Removed.
1237 (EMd): New.
1238 (EMq): Likewise.
1239 (EXd): Likewise.
1240 (EXq): Likewise.
1241 (EXx): Likewise.
1242 (PREGRP93...PREGRP97): Likewise.
1243 (dis386_twobyte): Updated.
1244 (prefix_user_table): Updated. Add PREGRP93...PREGRP97.
1245 (OP_EX): Remove Intel syntax handling.
1246
ddefa7f5
KH
12472007-06-18 Nathan Sidwell <nathan@codesourcery.com>
1248
1249 * m68k-opc.c (m68k_opcodes): Add wdebugl variants.
1250
79887925
L
12512007-06-14 H.J. Lu <hongjiu.lu@intel.com>
1252
1253 * Makefile.am (ACLOCAL_AMFLAGS): Add -I ../config -I ../bfd.
1254
1255 * acinclude.m4: Removed.
1256
1257 * Makefile.in: Regenerated.
1258 * doc/Makefile.in: Likewise.
1259 * aclocal.m4: Likewise.
1260 * configure: Likewise.
1261
79d49516
PB
12622007-06-05 Paul Brook <paul@codesourcery.com>
1263
1264 * arm-dis.c (thumb32_opcodes): Display writeback ldrd/strd addresses.
1265
37ad9514
SE
12662007-05-24 Steve Ellcey <sje@cup.hp.com>
1267
1268 * Makefile.in: Regnerate.
1269 * configure: Regenerate.
1270 * aclocal.m4: Regenerate.
1271
65b650b4
AM
12722007-05-18 Alan Modra <amodra@bigpond.net.au>
1273
1274 * ppc-dis.c (print_insn_powerpc): Don't skip all operands
1275 after setting skip_optional.
1276
ea192fa3
PB
12772007-05-16 Peter Bergner <bergner@vnet.ibm.com>
1278
1279 * ppc-dis.c (operand_value_powerpc, skip_optional_operands): New.
1280 (print_insn_powerpc): Use the new operand_value_powerpc and
1281 skip_optional_operands functions to omit or print all optional
1282 operands as a group.
1283 * ppc-opc.c (BFF, W, XFL_L, XWRA_MASK): New.
1284 (XFL_MASK): Delete L and W bits from the mask.
1285 (mtfsfi, mtfsfi.): Replace use of BF with BFF. Relpace use of XRA_MASK
1286 with XWRA_MASK. Use W.
1287 (mtfsf, mtfsf.): Use XFL_L and W.
1288
9beff690
L
12892007-05-14 H.J. Lu <hongjiu.lu@intel.com>
1290
1291 PR binutils/4502
1292 * i386-dis.c (Suffix3DNow): Replace "pfmulhrw" with "pmulhrw".
1293
4d67a4d3
L
12942007-05-10 H.J. Lu <hongjiu.lu@intel.com>
1295
1296 * i386-opc.h (ShortForm): Redefined.
1297 (Jump): Likewise.
1298 (JumpDword): Likewise.
1299 (JumpByte): Likewise.
1300 (JumpInterSegment): Likewise.
1301 (FloatMF): Likewise.
1302 (FloatR): Likewise.
1303 (FloatD): Likewise.
1304 (Size16): Likewise.
1305 (Size32): Likewise.
1306 (Size64): Likewise.
1307 (IgnoreSize): Likewise.
1308 (DefaultSize): Likewise.
1309 (No_bSuf): Likewise.
1310 (No_wSuf): Likewise.
1311 (No_lSuf): Likewise.
1312 (No_sSuf): Likewise.
1313 (No_qSuf): Likewise.
1314 (No_xSuf): Likewise.
1315 (FWait): Likewise.
1316 (IsString): Likewise.
1317 (regKludge): Likewise.
1318 (IsPrefix): Likewise.
1319 (ImmExt): Likewise.
1320 (NoRex64): Likewise.
1321 (Rex64): Likewise.
1322 (Ugh): Likewise.
1323
8de28984
L
13242007-05-07 H.J. Lu <hongjiu.lu@intel.com>
1325
1326 * i386-dis.c (threebyte_0x38_uses_DATA_prefix): Correct entries
1327 for some SSE4 instructions.
1328 (threebyte_0x3a_uses_DATA_prefix): Likewise.
1329
20592a94
L
13302007-05-03 H.J. Lu <hongjiu.lu@intel.com>
1331
1332 * i386-dis.c (CRC32_Fixup): Don't print suffix in Intel mode.
1333
1334 * i386-opc.c (i386_optab): Remove IgnoreSize and correct operand
1335 type for crc32.
1336
9344ff29
L
13372007-05-01 H.J. Lu <hongjiu.lu@intel.com>
1338
1339 * i386-dis.c (CRC32_Fixup): Properly handle Intel mode and
1340 check data size prefix in 16bit mode.
1341
1342 * i386-opc.c (i386_optab): Default crc32 to non-8bit and
1343 support Intel mode.
1344
53289dcd 13452007-04-30 Mark Salter <msalter@redhat.com>
65b650b4 1346
53289dcd
MS
1347 * frv-desc.c: Regenerate.
1348 * frv-desc.h: Regenerate.
65b650b4 1349
eb42fac1
AM
13502007-04-30 Alan Modra <amodra@bigpond.net.au>
1351
1352 PR 4436
1353 * ppc-opc.c (powerpc_operands): Correct bitm for second entry of MBE.
1354
484c222e
L
13552007-04-27 H.J. Lu <hongjiu.lu@intel.com>
1356
1357 * i386-dis.c (modrm): Put reg before rm.
1358
5d669648
L
13592007-04-26 H.J. Lu <hongjiu.lu@intel.com>
1360
1361 PR binutils/4430
1362 * i386-dis.c (print_displacement): New.
1363 (OP_E): Call print_displacement instead of print_operand_value
1364 to output displacement when either base or index exist. Print
1365 the explicit zero displacement in 16bit mode.
1366
185b1163
L
13672007-04-26 H.J. Lu <hongjiu.lu@intel.com>
1368
1369 PR binutils/4429
1370 * i386-dis.c (print_insn): Also swap the order of op_riprel
1371 when swapping op_index. Break when the RIP relative address
1372 is printed.
1373 (OP_E): Properly handle RIP relative addressing and print the
1374 explicit zero displacement for Intel mode.
1375
eddc20ad
AM
13762007-04-27 Alan Modra <amodra@bigpond.net.au>
1377
1378 * Makefile.am: Run "make dep-am".
1379 * Makefile.in: Regenerate.
1380 * ns32k-dis.c: Include sysdep.h first.
1381
dacc8b01
MS
13822007-04-24 Andreas Krebbel <krebbel1@de.ibm.com>
1383
1384 * opcodes/s390-opc.c (MASK_SSF_RRDRD): Fourth nybble belongs to the
1385 opcode.
eddc20ad
AM
1386 * opcodes/s390-opc.txt (pfpo, ectg, csst): Add new z9-ec instructions.
1387
fbb92301
NC
13882007-04-24 Nick Clifton <nickc@redhat.com>
1389
1390 * arm-dis.c (print_insn): Initialise type.
1391
4c273957
AM
13922007-04-24 Alan Modra <amodra@bigpond.net.au>
1393
1394 * cgen-types.h: Include bfd_stdint.h, not stdint.h.
1395 * Makefile.am: Run "make dep-am".
1396 * Makefile.in: Regenerate.
1397
9a2e615a
NS
13982007-04-23 Nathan Sidwell <nathan@codesourcery.com>
1399
1400 * m68k-opc.c: Mark mcfisa_c instructions.
1401
37b37b2d
RE
14022007-04-21 Richard Earnshaw <rearnsha@arm.com>
1403
1404 * arm-dis.c (arm_opcodes): Disassemble to unified syntax.
1405 (thumb_opcodes): Add missing white space in adr.
65b650b4 1406 (arm_decode_shift): New parameter, print_shift. Only decode the
37b37b2d
RE
1407 shift parameter if set. Adjust callers.
1408 (print_insn_arm): Support for operand type q with no shift decode.
1409
717bbdf1
AM
14102007-04-21 Alan Modra <amodra@bigpond.net.au>
1411
db557034
AM
1412 * i386-opc.c (i386_float_regtab, i386_float_regtab_size): Delete.
1413 Move contents to..
1414 (i386_regtab): ..here.
1415 * i386-opc.h (i386_float_regtab, i386_float_regtab_size): Delete.
1416
717bbdf1
AM
1417 * ppc-opc.c (powerpc_operands): Delete duplicate entries.
1418 (BA_MASK, FXM_MASK, STRM_MASK, VA_MASK, VB_MASK, VC_MASK): Delete.
1419 (VD_MASK, WS_MASK, MTMSRD_L, XRT_L): Delete.
1420 (powerpc_opcodes): Replace uses of MTMSRD_L and XRT_L.
1421
78336706
NS
14222007-04-20 Nathan Sidwell <nathan@codesourcery.com>
1423
1424 * m68k-dis.c (print_insn_arg): Show c04 as rambar0 and c05 as
1425 rambar1.
1426
b84bf58a
AM
14272007-04-20 Alan Modra <amodra@bigpond.net.au>
1428
1429 * ppc-dis.c (print_insn_powerpc): Adjust for struct powerpc_operand
1430 change.
1431 * ppc-opc.c (powerpc_operands): Replace bit count with bit mask
1432 in all entries. Add PPC_OPERAND_SIGNED to DE entry. Remove
1433 references to following deleted functions.
1434 (insert_bd, extract_bd, insert_dq, extract_dq): Delete.
1435 (insert_ds, extract_ds, insert_de, extract_de): Delete.
1436 (insert_des, extract_des, insert_li, extract_li): Delete.
1437 (insert_nb, insert_rsq, insert_rtq, insert_ev2, extract_ev2): Delete.
1438 (insert_ev4, extract_ev4, insert_ev8, extract_ev8): Delete.
1439 (num_powerpc_operands): New constant.
1440 (XSPRG_MASK): Remove entire SPRG field.
1441 (powerpc_opcodes <bcctre, bcctrel>): Use XLBB_MASK not XLYBB_MASK.
1442
0bbdef92
AM
14432007-04-20 Alan Modra <amodra@bigpond.net.au>
1444
1445 * ppc-opc.c (DCM, DGM, TE, RMC, R, SP, S): Correct shift.
1446 (Z2_MASK): Define.
1447 (powerpc_opcodes): Use Z2_MASK in all insns taking RMC operand.
1448
86ad2a13
RE
14492007-04-20 Richard Earnshaw <rearnsha@arm.com>
1450
1451 * arm-dis.c (print_insn): Only look for a mapping symbol in the section
1452 being disassembled.
1453
a33e055d
AM
14542007-04-19 Alan Modra <amodra@bigpond.net.au>
1455
1456 * Makefile.am: Run "make dep-am".
1457 * Makefile.in: Regenerate.
1458 * po/POTFILES.in: Regenerate.
1459
360b1600
AM
14602007-04-19 Alan Modra <amodra@bigpond.net.au>
1461
1462 * ppc-opc.c (powerpc_opcodes): Add cctpl, cctpm, cctph, db8cyc,
1463 db10cyc, db12cyc, db16cyc.
1464
b20ae55e
AM
14652007-04-19 Nathan Froyd <froydnj@codesourcery.com>
1466
1467 * ppc-opc.c (powerpc_opcodes): Recognize three-operand tlbsxe.
1468
381d071f
L
14692007-04-18 H.J. Lu <hongjiu.lu@intel.com>
1470
1471 * i386-dis.c (CRC32_Fixup): New.
1472 (PREGRP85, PREGRP86, PREGRP87, PREGRP88, PREGRP89, PREGRP90,
1473 PREGRP91): New.
1474 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.2.
1475 (threebyte_0x3a_uses_DATA_prefix): Likewise.
1476 (prefix_user_table): Add PREGRP85, PREGRP86, PREGRP87,
1477 PREGRP88, PREGRP89, PREGRP90 and PREGRP91.
1478 (three_byte_table): Likewise.
1479
1480 * i386-opc.c (i386_optab): Add SSE4.2 opcodes.
1481
f6fdceb7 1482 * i386-opc.h (CpuSSE4_2): New.
381d071f
L
1483 (CpuSSE4): Likewise.
1484 (CpuUnknownFlags): Add CpuSSE4_2.
1485
42903f7f
L
14862007-04-18 H.J. Lu <hongjiu.lu@intel.com>
1487
1488 * i386-dis.c (XMM_Fixup): New.
1489 (Edqb): New.
1490 (Edqd): New.
1491 (XMM0): New.
1492 (dqb_mode): New.
1493 (dqd_mode): New.
1494 (PREGRP39 ... PREGRP85): New.
1495 (threebyte_0x38_uses_DATA_prefix): Updated for SSE4.
1496 (threebyte_0x3a_uses_DATA_prefix): Likewise.
1497 (prefix_user_table): Add PREGRP39 ... PREGRP85.
1498 (three_byte_table): Likewise.
1499 (putop): Handle 'K'.
1500 (intel_operand_size): Handle dqb_mode, dqd_mode):
1501 (OP_E): Likewise.
1502 (OP_G): Likewise.
1503
1504 * i386-opc.c (i386_optab): Add SSE4.1 opcodes.
1505
1506 * i386-opc.h (CpuSSE4_1): New.
1507 (CpuUnknownFlags): Add CpuSSE4_1.
1508 (regKludge): Update comment.
1509
ee5c21a0
DJ
15102007-04-18 Matthias Klose <doko@ubuntu.com>
1511
1512 * Makefile.am (libopcodes_la_LDFLAGS): Use bfd soversion.
1513 * Makefile.in: Regenerate.
1514
b7d19ba6
SE
15152007-04-14 Steve Ellcey <sje@cup.hp.com>
1516
1517 * Makefile.am: Add ACLOCAL_AMFLAGS.
1518 * Makefile.in: Regenerate.
1519
246c51aa
L
15202007-04-13 H.J. Lu <hongjiu.lu@intel.com>
1521
1522 * i386-dis.c: Remove trailing white spaces.
6e26e51a
L
1523 * i386-opc.c: Likewise.
1524 * i386-opc.h: Likewise.
246c51aa 1525
7967e09e
L
15262007-04-11 H.J. Lu <hongjiu.lu@intel.com>
1527
1528 PR binutils/4333
1529 * i386-dis.c (GRP1a): New.
1530 (GRP1b ... GRPPADLCK2): Update index.
1531 (dis386): Use GRP1a for entry 0x8f.
1532 (mod, rm, reg): Removed. Replaced by ...
1533 (modrm): This.
1534 (grps): Add GRP1a.
1535
56dc1f8a
KH
15362007-04-09 Kazu Hirata <kazu@codesourcery.com>
1537
1538 * m68k-dis.c (print_insn_m68k): Restore info->fprintf_func and
1539 info->print_address_func if longjmp is called.
1540
144f4bc6
DD
15412007-03-29 DJ Delorie <dj@redhat.com>
1542
1543 * m32c-desc.c: Regenerate.
1544 * m32c-dis.c: Regenerate.
1545 * m32c-opc.c: Regenerate.
1546
e72cf3ec
L
15472007-03-28 H.J. Lu <hongjiu.lu@intel.com>
1548
1549 * i386-opc.c (i386_optab): Change InvMem to RegMem for mov and
1550 movq. Remove InvMem from sldt, smsw and str.
1551
1552 * i386-opc.h (InvMem): Renamed to ...
1553 (RegMem): Update comments.
1554 (AnyMem): Remove InvMem.
1555
831480e9 15562007-03-27 Paul Brook <paul@codesourcery.com>
b74ed8f5 1557
b74ed8f5
PB
1558 * arm-dis.c (thumb_opcodes): Add entry for undefined insns (0xbe??).
1559
4146fd53
PB
15602007-03-24 Paul Brook <paul@codesourcery.com>
1561
1562 * arm-dis.c (coprocessor_opcodes): Remove superfluous 0x.
1563 (print_insn_coprocessor): Handle %<bitfield>x.
1564
b6702015 15652007-03-24 Paul Brook <paul@codesourcery.com>
e72cf3ec 1566 Mark Shinwell <shinwell@codesourcery.com>
b6702015
PB
1567
1568 * arm-dis.c (arm_opcodes): Print SRS base register.
1569
831480e9 15702007-03-23 H.J. Lu <hongjiu.lu@intel.com>
0003779b
L
1571
1572 * i386-dis.c (prefix_name): Replace rex64XYZ with rex.WRXB.
1573
1574 * i386-opc.c (i386_optab): Add rex.wrxb.
1575
831480e9 15762007-03-21 H.J. Lu <hongjiu.lu@intel.com>
161a04f6
L
1577
1578 * i386-dis.c (REX_MODE64): Remove definition.
1579 (REX_EXTX): Likewise.
1580 (REX_EXTY): Likewise.
1581 (REX_EXTZ): Likewise.
1582 (USED_REX): Use REX_OPCODE instead of 0x40.
1583 Replace REX_MODE64, REX_EXTX, REX_EXTY and REX_EXTZ with REX_W,
1584 REX_R, REX_X and REX_B respectively.
1585
831480e9 15862007-03-21 H.J. Lu <hongjiu.lu@intel.com>
8b38ad71
L
1587
1588 PR binutils/4218
1589 * i386-dis.c (PREGRP38): New.
1590 (dis386): Use PREGRP38 for 0x90.
1591 (prefix_user_table): Add PREGRP38.
1592 (print_insn): Set uses_REPZ_prefix to 1 for pause.
1593 (NOP_Fixup1): Properly handle REX bits.
1594 (NOP_Fixup2): Likewise.
1595
1596 * i386-opc.c (i386_optab): Allow %eax with xchg in 64bit.
1597 Allow register with nop.
1598
75b06e7b
DD
15992007-03-20 DJ Delorie <dj@redhat.com>
1600
1601 * m32c-asm.c: Regenerate.
1602 * m32c-desc.c: Regenerate.
1603 * m32c-desc.h: Regenerate.
1604 * m32c-dis.h: Regenerate.
1605 * m32c-ibld.c: Regenerate.
1606 * m32c-opc.c: Regenerate.
1607 * m32c-opc.h: Regenerate.
1608
c3fe08fa
L
16092007-03-15 H.J. Lu <hongjiu.lu@intel.com>
1610
1611 * i386-opc.c: Include "libiberty.h".
1612 (i386_regtab): Remove the last entry.
1613 (i386_regtab_size): New.
1614 (i386_float_regtab_size): Likewise.
1615
1616 * i386-opc.h (i386_regtab_size): New.
1617 (i386_float_regtab_size): Likewise.
1618
0b1cf022
L
16192007-03-15 H.J. Lu <hongjiu.lu@intel.com>
1620
1621 * Makefile.am (CFILES): Add i386-opc.c.
1622 (ALL_MACHINES): Add i386-opc.lo.
1623 Run "make dep-am".
1624 * Makefile.in: Regenerated.
1625
1626 * configure.in: Add i386-opc.lo for bfd_i386_arch.
1627 * configure: Regenerated.
1628
1629 * i386-dis.c: Include "opcode/i386.h".
1630 (MAXLEN): Renamed to MAX_MNEM_SIZE. Remove definition.
1631 (FWAIT_OPCODE): Remove definition.
1632 (UNIXWARE_COMPAT): Renamed to SYSV386_COMPAT. Remove definition.
1633 (MAX_OPERANDS): Remove definition.
1634
1635 * i386-opc.c: New file.
1636 * i386-opc.h: Likewise.
1637
56eced12
L
16382007-03-15 H.J. Lu <hongjiu.lu@intel.com>
1639
1640 * Makefile.in: Regenerated.
1641
6f74c397
L
16422007-03-09 H.J. Lu <hongjiu.lu@intel.com>
1643
1644 * i386-dis.c (OP_Rd): Renamed to ...
1645 (OP_R): This.
1646 (Rd): Updated.
1647 (Rm): Likewise.
1648
a6d04ec4
AM
16492007-03-08 Alan Modra <amodra@bigpond.net.au>
1650
1620f33d
AM
1651 * fr30-asm.c: Regenerate.
1652 * frv-asm.c: Regenerate.
1653 * ip2k-asm.c: Regenerate.
1654 * iq2000-asm.c: Regenerate.
1655 * m32c-asm.c: Regenerate.
1656 * m32r-asm.c: Regenerate.
1657 * m32r-dis.c: Regenerate.
1658 * mt-asm.c: Regenerate.
1659 * mt-ibld.c: Regenerate.
1660 * mt-opc.c: Regenerate.
1661 * openrisc-asm.c: Regenerate.
1662 * xc16x-asm.c: Regenerate.
1663 * xstormy16-asm.c: Regenerate.
1664
a6d04ec4
AM
1665 * Makefile.am: Run "make dep-am".
1666 * Makefile.in: Regenerate.
1667 * po/POTFILES.in: Regenerate.
1668
b5639b37
MS
16692007-03-06 Andreas Krebbel <krebbel1@de.ibm.com>
1670
1671 * opcodes/s390-opc.c (INSTR_RRE_FR, INSTR_RRF_F0FF2, INSTR_RRF_F0FR,
1672 INSTR_RRF_UUFF, INSTR_RRF_0UFF, INSTR_RRF_FFFU, INSTR_RRR_F0FF): New
1673 instruction formats added.
1674 (MASK_RRE_FR, MASK_RRF_F0FF2, MASK_RRF_F0FR, MASK_RRF_UUFF,
1675 MASK_RRF_0UFF, MASK_RRF_FFFU, MASK_RRR_F0FF): New instruction format
1676 masks added.
1677 * opcodes/s390-opc.txt (lpdfr - tgxt): Decimal floating point
1678 instructions added.
1679 * opcodes/s390-mkopc.c (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
1680 (main): z9-ec cpu type option added.
1681 * include/opcode/s390.h (s390_opcode_cpu_val): S390_OPCODE_Z9_EC added.
1682
b2e818b7
DD
16832007-02-22 DJ Delorie <dj@redhat.com>
1684
1685 * s390-opc.c (INSTR_SS_L2RDRD): New.
1686 (MASK_SS_L2RDRD): New.
1687 * s390-opc.txt (pka): Use it.
1688
8b082fb1
TS
16892007-02-20 Thiemo Seufer <ths@mips.com>
1690 Chao-Ying Fu <fu@mips.com>
1691
1692 * mips-dis.c (mips_arch_choices): Add DSP R2 support.
1693 (print_insn_args): Add support for balign instruction.
1694 * mips-opc.c (D33): New shortcut for DSP R2 instructions.
1695 (mips_builtin_opcodes): Add DSP R2 instructions.
1696
929e4d1a
MS
16972007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
1698
1699 * s390-opc.c (INSTR_RRF_U0FR, MASK_RRF_U0FR): Removed.
1700 (INSTR_RRF_U0RF, MASK_RRF_U0RF): Added.
1701 * s390-opc.txt (cfxbr, cfdbr, cfebr, cgebr, cgdbr, cgxbr, cger, cgdr,
1702 cgxr, cfxr, cfdr, cfer): Instruction type set to INSTR_RRF_U0RF.
1703
b8e55848
MS
17042007-02-19 Andreas Krebbel <krebbel1@de.ibm.com>
1705
1706 * s390-opc.txt ("efpc", "sfpc"): Set to RRE_RR_OPT instruction type.
1707 * s390-opc.c (s390_operands): Add RO_28 as optional gpr.
1708 (INSTR_RRE_RR_OPT, MASK_RRE_RR_OPT): New instruction type for efpc
1709 and sfpc.
1710
af692060
NC
17112007-02-16 Nick Clifton <nickc@redhat.com>
1712
1713 PR binutils/4045
1714 * avr-dis.c (comment_start): New variable, contains the prefix to
1715 use when printing addresses in comments.
1716 (print_insn_avr): Set comment_start to an empty space if there is
1717 no symbol table available as the generic address printing code
1718 will prefix the numeric value of the address with 0x.
1719
ce518a5f
L
17202007-02-13 H.J. Lu <hongjiu.lu@intel.com>
1721
1722 * i386-dis.c: Updated to use an array of MAX_OPERANDS operands
1723 in struct dis386.
1724
bd2f2e55 17252007-02-05 Dave Brolley <brolley@redhat.com>
8c9c183d
DB
1726 Richard Sandiford <rsandifo@redhat.com>
1727 DJ Delorie <dj@redhat.com>
1728 Graydon Hoare <graydon@redhat.com>
1729 Frank Ch. Eigler <fche@redhat.com>
1730 Ben Elliston <bje@redhat.com>
1731
1732 * Makefile.am (HFILES): Add mep-desc.h mep-opc.h.
1733 (CFILES): Add mep-*.c
1734 (ALL_MACHINES): Add mep-*.lo.
1735 (CLEANFILES): Add stamp-mep.
1736 (CGEN_CPUS): Add mep.
1737 (MEP_DEPS): New variable.
1738 (mep-*): New targets.
1739 * configure.in: Handle bfd_mep_arch.
1740 * disassemble.c (ARCH_mep): New macro.
1741 (disassembler): Handle bfd_arch_mep.
1742 (disassemble_init_for_target): Likewise.
1743 * mep-*: New files for Toshiba Media Processor (MeP).
bd2f2e55
DB
1744 * Makefile.in: Regenerated.
1745 * configure: Regenerated.
1746
eb7834a6 17472007-02-05 H.J. Lu <hongjiu.lu@intel.com>
65ca155d
L
1748
1749 * i386-dis.c (OP_J): Undo the last change. Properly handle 64K
1750 wrap around within the same segment in 16bit mode.
1751
eb7834a6 17522007-02-02 H.J. Lu <hongjiu.lu@intel.com>
206717e8
L
1753
1754 * i386-dis.c (OP_J): Mask to 16bit only if there is a data16
1755 prefix.
1756
c4f5c3d7
L
17572007-02-02 H.J. Lu <hongjiu.lu@intel.com>
1758
1759 * avr-dis.c (avr_operand): Correct PR number in comment.
1760
fc523535 17612007-02-02 H.J. Lu <hongjiu.lu@intel.com>
f59a29b9
L
1762
1763 * disassemble.c (disassembler_usage): Call
1764 print_i386_disassembler_options for i386 disassembler.
1765
1766 * i386-dis.c (print_i386_disassembler_options): New.
1767 (print_insn): Support the new addr64 option.
1768
64a3a6fc
NC
17692007-02-02 Hiroki Kaminaga <kaminaga@sm.sony.co.jp>
1770
1771 * ppc-dis.c (powerpc_dialect): Handle ppc440.
1772 * ppc-dis.c (print_ppc_disassembler_options): Note the -M440 can
1773 be used.
1774
ba4e851b
AM
17752007-02-02 Alan Modra <amodra@bigpond.net.au>
1776
1777 * ppc-opc.c (insert_bdm): -Many comment.
1778 (valid_bo): Add "extract" param. Accept both powerpc and power4
1779 BO fields when disassembling with -Many.
1780 (insert_bo, extract_bo, insert_boe, extract_boe): Adjust valid_bo call.
1781
3bdcfdf4
KH
17822007-01-08 Kazu Hirata <kazu@codesourcery.com>
1783
1784 * m68k-opc.c (m68k_opcodes): Replace cpu32 with
1785 cpu32 | fido_a except on tbl instructions.
1786
a028a6f5
PB
17872007-01-04 Paul Brook <paul@codesourcery.com>
1788
1789 * arm-dis.c (arm_opcodes): Fix cpsie and cpsid entries.
1790
baee4c9e
AS
17912007-01-04 Andreas Schwab <schwab@suse.de>
1792
1793 * m68k-opc.c: Fix encoding of signed bit in the cpu32 tbls insns.
1794
62ac925e
JB
17952007-01-04 Julian Brown <julian@codesourcery.com>
1796
1797 * arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
1798 vqrshl instructions.
1799
10a2343e 1800For older changes see ChangeLog-2006
252b5132
RH
1801\f
1802Local Variables:
2f6d2f85
NC
1803mode: change-log
1804left-margin: 8
1805fill-column: 74
252b5132
RH
1806version-control: never
1807End:
This page took 0.441551 seconds and 4 git commands to generate.