projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86: fold a few AVX512F templates
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
36824150
JB		 12018-03-08 Jan Beulich <jbeulich@suse.com>
2
3 * i386-opc.tbl (vexpandpd, vexpandps, vmovapd, vmovaps,
4 vmovdqa32, vmovdqa64, vmovdqu32, vmovdqu64, vmovupd, vmovups,
5 vpexpandd, vpexpandq): Fold AVX512F templates.
6 * i386-tlb.h: Re-generate.
7
e7f5c0a9
JB		 82018-03-08 Jan Beulich <jbeulich@suse.com>
9
10 * i386-opc.tbl (llwpcb, slwpcb, lwpval, lwpins): Fold 32- and
11 64-bit templates. Drop Disp<N>.
12 * i386-tlb.h: Re-generate.
13
25a4277f
JB		 142018-03-08 Jan Beulich <jbeulich@suse.com>
15
16 * i386-opc.tbl (vfmadd*, vfmsub*, vfnmadd*, vfnmsub*): Fold 128-
17 and 256-bit templates.
18 * i386-tlb.h: Re-generate.
19
d2224064
JB		 202018-03-08 Jan Beulich <jbeulich@suse.com>
21
22 * i386-opc.tbl (cmpxchg8b): Add NoRex64.
23 * i386-tlb.h: Re-generate.
24
1b193f0b
JB		 252018-03-08 Jan Beulich <jbeulich@suse.com>
26
27 * i386-opc.tbl (cmpxchg16b, fisttp, fisttpll, bndmov, mwaitx):
28 Drop NoAVX.
29 * i386-tlb.h: Re-generate.
30
f2f6a710
JB		 312018-03-08 Jan Beulich <jbeulich@suse.com>
32
33 * i386-opc.tbl (ldmxcsr, stmxcsr): Add NoAVX.
34 * i386-tlb.h: Re-generate.
35
38e314eb
JB		 362018-03-08 Jan Beulich <jbeulich@suse.com>
37
38 * i386-gen.c (opcode_modifiers): Delete FloatD.
39 * i386-opc.h (FloatD): Delete.
40 (struct i386_opcode_modifier): Delete floatd.
41 * i386-opc.tbl (fadd, fsub, fsubr, fmul, fdiv, fdivr): Replace
42 FloatD by D.
43 * i386-tlb.h: Re-generate.
44
d53e6b98
JB		 452018-03-08 Jan Beulich <jbeulich@suse.com>
46
47 * i386-dis.c (float_reg): Adjust DC and DE fsub*/fdiv* patterns.
48
2907c2f5
JB		 492018-03-08 Jan Beulich <jbeulich@suse.com>
50
51 * i386-opc.tbl (vmovd): Disallow Qword memory operands.
52 * i386-tlb.h: Re-generate.
53
73053c1f
JB		 542018-03-08 Jan Beulich <jbeulich@suse.com>
55
56 * i386-opc.tbl (vcvtpd2ps): Fold AVX 128- and 256-bit memory
57 forms.
58 * i386-tlb.h: Re-generate.
59
52fe4420
AM		 602018-03-07 Alan Modra <amodra@gmail.com>
61
62 * disassemble.c (disassembler): Use bfd_arch_powerpc entry for
63 bfd_arch_rs6000.
64 * disassemble.h (print_insn_rs6000): Delete.
65 * ppc-dis.c (powerpc_init_dialect): Handle rs6000.
66 (disassemble_init_powerpc): Call powerpc_init_dialect for rs6000.
67 (print_insn_rs6000): Delete.
68
a6743a54
AM		 692018-03-03 Alan Modra <amodra@gmail.com>
70
71 * sysdep.h (opcodes_error_handler): Define.
72 (_bfd_error_handler): Declare.
73 * Makefile.am: Remove stray #.
74 * opc2c.c (main): Remove bogus -l arg handling. Print "DO NOT
75 EDIT" comment.
76 * aarch64-dis.c, * arc-dis.c, * arm-dis.c, * avr-dis.c,
77 * d30v-dis.c, * h8300-dis.c, * mmix-dis.c, * ppc-dis.c,
78 * riscv-dis.c, * s390-dis.c, * sparc-dis.c, * v850-dis.c: Use
79 opcodes_error_handler to print errors. Standardize error messages.
80 * msp430-decode.opc, * nios2-dis.c, * rl78-decode.opc: Likewise,
81 and include opintl.h.
82 * nds32-asm.c: Likewise, and include sysdep.h and opintl.h.
83 * i386-gen.c: Standardize error messages.
84 * msp430-decode.c, * rl78-decode.c, rx-decode.c: Regenerate.
85 * Makefile.in: Regenerate.
86 * epiphany-asm.c, * epiphany-desc.c, * epiphany-dis.c,
87 * epiphany-ibld.c, * fr30-asm.c, * fr30-desc.c, * fr30-dis.c,
88 * fr30-ibld.c, * frv-asm.c, * frv-desc.c, * frv-dis.c, * frv-ibld.c,
89 * frv-opc.c, * ip2k-asm.c, * ip2k-desc.c, * ip2k-dis.c, * ip2k-ibld.c,
90 * iq2000-asm.c, * iq2000-desc.c, * iq2000-dis.c, * iq2000-ibld.c,
91 * lm32-asm.c, * lm32-desc.c, * lm32-dis.c, * lm32-ibld.c,
92 * m32c-asm.c, * m32c-desc.c, * m32c-dis.c, * m32c-ibld.c,
93 * m32r-asm.c, * m32r-desc.c, * m32r-dis.c, * m32r-ibld.c,
94 * mep-asm.c, * mep-desc.c, * mep-dis.c, * mep-ibld.c, * mt-asm.c,
95 * mt-desc.c, * mt-dis.c, * mt-ibld.c, * or1k-asm.c, * or1k-desc.c,
96 * or1k-dis.c, * or1k-ibld.c, * xc16x-asm.c, * xc16x-desc.c,
97 * xc16x-dis.c, * xc16x-ibld.c, * xstormy16-asm.c, * xstormy16-desc.c,
98 * xstormy16-dis.c, * xstormy16-ibld.c: Regenerate.
99
8305403a
L		 1002018-03-01 H.J. Lu <hongjiu.lu@intel.com>
101
102 * * i386-opc.tbl: Add "Optimize" to AVX256 and AVX512
103 vpsub[bwdq] instructions.
104 * i386-tbl.h: Regenerated.
105
e184813f
AM		 1062018-03-01 Alan Modra <amodra@gmail.com>
107
108 * configure.ac (ALL_LINGUAS): Sort.
109 * configure: Regenerate.
110
5b616bef
TP		 1112018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
112
113 * arm-dis.c (print_insn_coprocessor): Replace uses of ARM_FEATURE_COPY
114 macro by assignements.
115
b6f8c7c4
L		 1162018-02-27 H.J. Lu <hongjiu.lu@intel.com>
117
118 PR gas/22871
119 * i386-gen.c (opcode_modifiers): Add Optimize.
120 * i386-opc.h (Optimize): New enum.
121 (i386_opcode_modifier): Add optimize.
122 * i386-opc.tbl: Add "Optimize" to "mov $imm, reg",
123 "sub reg, reg/mem", "test $imm, acc", "test $imm, reg/mem",
124 "and $imm, acc", "and $imm, reg/mem", "xor reg, reg/mem",
125 "movq $imm, reg" and AVX256 and AVX512 versions of vandnps,
126 vandnpd, vpandn, vpandnd, vpandnq, vxorps, vxorpd, vpxor,
127 vpxord and vpxorq.
128 * i386-tbl.h: Regenerated.
129
e95b887f
AM		 1302018-02-26 Alan Modra <amodra@gmail.com>
131
132 * crx-dis.c (getregliststring): Allocate a large enough buffer
133 to silence false positive gcc8 warning.
134
0bccfb29
JW		 1352018-02-22 Shea Levy <shea@shealevy.com>
136
137 * disassemble.c (ARCH_riscv): Define if ARCH_all.
138
6b6b6807
L		 1392018-02-22 H.J. Lu <hongjiu.lu@intel.com>
140
141 * i386-opc.tbl: Add {rex},
142 * i386-tbl.h: Regenerated.
143
75f31665
MR		 1442018-02-20 Maciej W. Rozycki <macro@mips.com>
145
146 * mips16-opc.c (decode_mips16_operand) <'M'>: Remove case.
147 (mips16_opcodes): Replace `M' with `m' for "restore".
148
e207bc53
TP		 1492018-02-19 Thomas Preud'homme <thomas.preudhomme@arm.com>
150
151 * arm-dis.c (thumb_opcodes): Fix BXNS mask.
152
87993319
MR		 1532018-02-13 Maciej W. Rozycki <macro@mips.com>
154
155 * wasm32-dis.c (print_insn_wasm32): Rename `index' local
156 variable to `function_index'.
157
68d20676
NC		 1582018-02-13 Nick Clifton <nickc@redhat.com>
159
160 PR 22823
161 * metag-dis.c (print_fmmov): Double buffer size to avoid warning
162 about truncation of printing.
163
d2159fdc
HW		 1642018-02-12 Henry Wong <henry@stuffedcow.net>
165
166 * mips-opc.c (mips_builtin_opcodes): Correct "sigrie" encoding.
167
f174ef9f
NC		 1682018-02-05 Nick Clifton <nickc@redhat.com>
169
170 * po/pt_BR.po: Updated Brazilian Portuguese translation.
171
be3a8dca
IT		 1722018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
173
174 * i386-dis.c (enum): Add pconfig.
175 * i386-gen.c (cpu_flag_init): Add CPU_PCONFIG_FLAGS.
176 (cpu_flags): Add CpuPCONFIG.
177 * i386-opc.h (enum): Add CpuPCONFIG.
178 (i386_cpu_flags): Add cpupconfig.
179 * i386-opc.tbl: Add PCONFIG instruction.
180 * i386-init.h: Regenerate.
181 * i386-tbl.h: Likewise.
182
3233d7d0
IT		 1832018-01-23 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
184
185 * i386-dis.c (enum): Add PREFIX_0F09.
186 * i386-gen.c (cpu_flag_init): Add CPU_WBNOINVD_FLAGS.
187 (cpu_flags): Add CpuWBNOINVD.
188 * i386-opc.h (enum): Add CpuWBNOINVD.
189 (i386_cpu_flags): Add cpuwbnoinvd.
190 * i386-opc.tbl: Add WBNOINVD instruction.
191 * i386-init.h: Regenerate.
192 * i386-tbl.h: Likewise.
193
e925c834
JW		 1942018-01-17 Jim Wilson <jimw@sifive.com>
195
196 * riscv-opc.c (riscv_opcodes) <addi>: Use z instead of 0.
197
d777820b
IT		 1982018-01-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
199
200 * i386-gen.c (cpu_flag_init): Delete CPU_CET_FLAGS, CpuCET.
201 Add CPU_IBT_FLAGS, CPU_SHSTK_FLAGS, CPY_ANY_IBT_FLAGS,
202 CPU_ANY_SHSTK_FLAGS, CpuIBT, CpuSHSTK.
203 (cpu_flags): Add CpuIBT, CpuSHSTK.
204 * i386-opc.h (enum): Add CpuIBT, CpuSHSTK.
205 (i386_cpu_flags): Add cpuibt, cpushstk.
206 * i386-opc.tbl: Change CpuCET to CpuSHSTK and CpuIBT.
207 * i386-init.h: Regenerate.
208 * i386-tbl.h: Likewise.
209
f6efed01
NC		 2102018-01-16 Nick Clifton <nickc@redhat.com>
211
212 * po/pt_BR.po: Updated Brazilian Portugese translation.
213 * po/de.po: Updated German translation.
214
2721d702
JW		 2152018-01-15 Jim Wilson <jimw@sifive.com>
216
217 * riscv-opc.c (match_c_nop): New.
218 (riscv_opcodes) <addi>: Handle an addi that compresses to c.nop.
219
616dcb87
NC		 2202018-01-15 Nick Clifton <nickc@redhat.com>
221
222 * po/uk.po: Updated Ukranian translation.
223
3957a496
NC		 2242018-01-13 Nick Clifton <nickc@redhat.com>
225
226 * po/opcodes.pot: Regenerated.
227
769c7ea5
NC		 2282018-01-13 Nick Clifton <nickc@redhat.com>
229
230 * configure: Regenerate.
231
faf766e3
NC		 2322018-01-13 Nick Clifton <nickc@redhat.com>
233
234 2.30 branch created.
235
888a89da
IT		 2362018-01-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
237
238 * i386-opc.tbl: Remove VL variants for 4FMAPS and 4VNNIW insns.
239 * i386-tbl.h: Regenerate.
240
cbda583a
JB		 2412018-01-10 Jan Beulich <jbeulich@suse.com>
242
243 * i386-opc.tbl (v4fmaddss, v4fnmaddss): Adjust Disp8MemShift.
244 * i386-tbl.h: Re-generate.
245
c9e92278
JB		 2462018-01-10 Jan Beulich <jbeulich@suse.com>
247
248 * i386-opc.tbl (vpcmpeqb, vpcmpleb, vpcmpltb, vpcmpneqb,
249 vpcmpnleb, vpcmpnltb, vpcmpequb, vpcmpleub, vpcmpltub,
250 vpcmpnequb, vpcmpnleub, vpcmpnltub, vpcmpeqw, vpcmplew,
251 vpcmpltw, vpcmpneqw, vpcmpnlew, vpcmpnltw, vpcmpequw, vpcmpleuw,
252 vpcmpltuw, vpcmpnequw, vpcmpnleuw, vpcmpnltuw): Adjust
253 Disp8MemShift of AVX512VL forms.
254 * i386-tbl.h: Re-generate.
255
35fd2b2b
JW		 2562018-01-09 Jim Wilson <jimw@sifive.com>
257
258 * riscv-dis.c (maybe_print_address): If base_reg is zero,
259 then the hi_addr value is zero.
260
91d8b670
JG		 2612018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
262
263 * arm-dis.c (arm_opcodes): Add csdb.
264 (thumb32_opcodes): Add csdb.
265
be2e7d95
JG		 2662018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
267
268 * aarch64-tbl.h (aarch64_opcode_table): Add "csdb".
269 * aarch64-asm-2.c: Regenerate.
270 * aarch64-dis-2.c: Regenerate.
271 * aarch64-opc-2.c: Regenerate.
272
704a705d
L		 2732018-01-08 H.J. Lu <hongjiu.lu@intel.com>
274
275 PR gas/22681
276 * i386-opc.tbl: Properly encode vmovd with Qword memeory operand.
277 Remove AVX512 vmovd with 64-bit operands.
278 * i386-tbl.h: Regenerated.
279
35eeb78f
JW		 2802018-01-05 Jim Wilson <jimw@sifive.com>
281
282 * riscv-dis.c (print_insn_args) <'s'>: Call maybe_print_address for a
283 jalr.
284
219d1afa
AM		 2852018-01-03 Alan Modra <amodra@gmail.com>
286
287 Update year range in copyright notice of all files.
288
1508bbf5
JB		 2892018-01-02 Jan Beulich <jbeulich@suse.com>
290
291 * i386-gen.c (operand_type_init): Restore OPERAND_TYPE_REGYMM
292 and OPERAND_TYPE_REGZMM entries.
293
1e563868 294For older changes see ChangeLog-2017
3499769a 295\f
1e563868 296Copyright (C) 2018 Free Software Foundation, Inc.
3499769a
AM		 297
298Copying and distribution of this file, with or without modification,
299are permitted in any medium without royalty provided the copyright
300notice and this notice are preserved.
301
302Local Variables:
303mode: change-log
304left-margin: 8
305fill-column: 74
306version-control: never
307End:
GDB Binutils - Deliverables
This page took 0.134201 seconds and 4 git commands to generate.