* Makefile.in: Update license to GPLv3.
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
34dd024a
NC
12009-03-10 Nick Clifton <nickc@redhat.com>
2
3 * po/id.po: Updated Indonesian translation.
4
69fe9ce5
AM
52009-03-10 Alan Modra <amodra@bigpond.net.au>
6
7 * ppc-dis.c: Include "opintl.h".
8 (struct ppc_mopt, ppc_opts): New.
9 (ppc_parse_cpu): New function.
10 (powerpc_init_dialect): Use it.
11 (print_ppc_disassembler_options): Dump options from ppc_opts.
12 Internationalize message.
13
d11fd249
NC
142009-03-06 Nick Clifton <nickc@redhat.com>
15
16 * po/es.po: Updated Spanish translation.
17
51dec227
AM
182009-03-04 Alan Modra <amodra@bigpond.net.au>
19
20 PR 6768
21 * configure.in: Test for ld --as-needed support. Link shared
22 libopcodes against libm.
23 * configure: Regenerate.
24
c72ab5f2
PB
252009-03-03 Peter Bergner <bergner@vnet.ibm.com>
26
27 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
28 instructions from newer processors are listed before older ones.
29
a1f7ca36
AM
302009-03-03 Alan Modra <amodra@bigpond.net.au>
31
32 * Makefile.am: Run "make dep-am".
33 (HFILES): Move lm32-desc.h and lm32-opc.h from..
34 (CFILES): ..here.
35 * Makefile.in: Regenerate.
36
c3b7224a
NC
372009-03-02 Qinwei <qinwei@sunnorth.com.cn>
38
39 * score7-dis.c: New file.
40 * Makefile.am: Add dependencies for score7-dis.c.
41 * Makefile.in: Regenerate.
42 * configure.in: Add score7-dis to score files.
43 * configure: Regenerate.
44 * score-dis.c: Add support for score7 architecture.
45 * score-opc.h: Likewise.
46
58e24671
RW
472009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
48
49 * configure: Regenerate.
50
d6f574e0
L
512009-02-27 H.J. Lu <hongjiu.lu@intel.com>
52
53 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
54
066be9f7
PB
552009-02-26 Peter Bergner <bergner@vnet.ibm.com>
56
57 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
58 the power7 and the isel instructions.
59 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
60 (insert_dm, extract_dm): Likewise.
61 (XB6): Update comment to include XX2 form.
62 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
63 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
64 (RemoveXX3DM): Delete.
65 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
66 "mftgpr">: Deprecate for POWER7.
67 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
68 "frsqrte.">: Deprecate the three operand form and enable the two
69 operand form for POWER7 and later.
70 <"wait">: Extend to accept optional parameter. Enable for POWER7.
71 <"waitsrv", "waitimpl">: Add extended opcodes.
72 <"ldbrx", "stdbrx">: Enable for POWER7.
73 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
74 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
75 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
76 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
77 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
78 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
79 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
80 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
81 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
82 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
83 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
84 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
85 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
86 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
87 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
88 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
89 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
90 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
91 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
92 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
93 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
94 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
95 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
96 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
97 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
98 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
99 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
100 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
101 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
102 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
103 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
104 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
105 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
106 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
107 "xxspltw", "xxswapd">: Add VSX opcodes.
108
4c664d7b
L
1092009-02-23 H.J. Lu <hongjiu.lu@intel.com>
110
111 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
112 (operand_types): Remove Vex_Imm4.
113
114 * i386-opc.h (Vex_Imm4): Removed.
115 (OTMax): Updated.
116 (i386_operand_type): Remove vex_imm4.
117
118 * i386-opc.tbl: Remove Vex_Imm4 comments.
119 * i386-init.h: Regenerated.
120 * i386-tbl.h: Likewise.
121
4ce8808b
RE
1222009-02-23 Richard Earnshaw <rearnsha@arm.com>
123
124 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
125 vq{r}shr{u}n.s64 insnstructions.
126
0e55be16
PB
1272009-02-19 Peter Bergner <bergner@vnet.ibm.com>
128
129 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
130 operand to be a float point register (FRT/FRS).
131
b1c9882d
AN
1322009-02-18 Adam Nemet <anemet@caviumnetworks.com>
133
134 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
135 dmfc2 and dmtc2 before the architecture-level variants.
136
137f2437
NC
1372009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
138
139 * fr30-opc.c: Regenerate.
140 * frv-opc.c: Regenerate.
141 * ip2k-opc.c: Regenerate.
142 * iq2000-opc.c: Regenerate.
143 * lm32-opc.c: Regenerate.
144 * m32c-opc.c: Regenerate.
145 * m32r-opc.c: Regenerate.
146 * mep-opc.c: Regenerate.
147 * mt-opc.c: Regenerate.
148 * xc16x-opc.c: Regenerate.
149 * xstormy16-opc.c: Regenerate.
150 * tic54x-dis.c (print_instruction): Avoid compiler warning on
151 sprintf call.
152
87298967
NS
1532009-02-12 Nathan Sidwell <nathan@codesourcery.com>
154
155 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
156
80890a61
PB
1572009-02-05 Peter Bergner <bergner@vnet.ibm.com>
158
159 * ppc-opc.c: Update copyright year.
160 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
161 ordering for POWER4 and later and use the correct Server ordering.
162
ce2f5b3c
L
1632009-02-04 H.J. Lu <hongjiu.lu@intel.com>
164
165 AVX Programming Reference (January, 2009)
166 * i386-dis.c (PREFIX_VEX_3A44): New.
167 (VEX_LEN_3A44_P_2): Likewise.
168 (PREFIX_VEX_3A48): Updated.
169 (VEX_LEN_3A4C_P_2): Likewise.
170 (prefix_table): Add PREFIX_VEX_3A44.
171 (vex_table): Likewise.
172 (vex_len_table): Add VEX_LEN_3A44_P_2.
173
174 * i386-opc.tbl: Add PCLMUL + AVX instructions.
175 * i386-tbl.h: Regenerated.
176
52b6b6b9
JM
1772009-02-03 Sandip Matte <sandip@rmicorp.com>
178
179 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
180 (mips_arch_choices): Add XLR entry.
181 * mips-opc.c (XLR): Define.
182 (mips_builtin_opcodes): Add XLR instructions.
183
31dd3154
JM
1842009-02-03 Carlos O'Donell <carlos@codesourcery.com>
185
186 * Makefile.am: Add install-pdf target.
187 * po/Make-in: Add install-pdf target.
188 * Makefile.in: Regenerate.
189
c1a0a41f
DD
1902009-02-02 DJ Delorie <dj@redhat.com>
191
192 * mep-asm.c: Regenerate.
193 * mep-desc.c: Regenerate.
194 * mep-desc.h: Regenerate.
195 * mep-dis.c: Regenerate.
196 * mep-ibld.c: Regenerate.
197 * mep-opc.c: Regenerate.
198 * mep-opc.h: Regenerate.
199
087b80de
JM
2002009-01-29 Mark Mitchell <mark@codesourcery.com>
201
202 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
203 qsub, and qdsub.
204
159073e6
NC
2052009-01-28 Chao-ying Fu <fu@mips.com>
206
207 * mips-opc.c (suxc1): Add the flag of FP_D.
208
6f3b91a6
AM
2092009-01-20 Alan Modra <amodra@bigpond.net.au>
210
211 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
212 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
213 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
214 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
215 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
216 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
217 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
218 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
219
29670fb9
AM
2202009-01-16 Alan Modra <amodra@bigpond.net.au>
221
222 * configure.in (commonbfdlib): Delete.
223 (SHARED_LIBADD): Add pic libiberty if such is available.
224 * configure: Regenerate.
225 * po/POTFILES.in: Regenerate.
226
21169fcf
PB
2272009-01-14 Peter Bergner <bergner@vnet.ibm.com>
228
229 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
230 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
231 operand form and enable the four operand form for POWER6 and later.
232 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
233 three operand form for POWER6 and later.
234
4ca47a51
MF
2352009-01-14 Mike Frysinger <vapier@gentoo.org>
236
237 * bfin-dis.c (OUTS): Use "%s" as format string.
238
8acd5377
L
2392009-01-13 H.J. Lu <hongjiu.lu@intel.com>
240
241 * i386-gen.c (cpu_flag_init): Remove a white space.
242 (operand_type_init): Likewise.
243
c1ec1875
L
2442009-01-12 H.J. Lu <hongjiu.lu@intel.com>
245
246 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
247 * i386-tbl.h: Regenerated.
248
c7532693
L
2492009-01-12 H.J. Lu <hongjiu.lu@intel.com>
250
251 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
252 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
253 subS, xorS and cmpS.
254
bd5295b2
L
2552009-01-10 H.J. Lu <hongjiu.lu@intel.com>
256
257 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
258 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
259 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
260 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
261 and CpuSYSCALL.
262 (lineno): Removed.
263 (set_bitfield): Take an argument, lineno. Don't report lineno
264 on error if it is -1.
265 (process_i386_cpu_flag): Take an argument, lineno.
266 (process_i386_opcode_modifier): Likewise.
267 (process_i386_operand_type): Likewise.
268 (output_i386_opcode): Likewise.
269 (opcode_hash_entry): Add lineno.
270 (process_i386_opcodes): Updated.
271 (process_i386_registers): Likewise.
272 (process_i386_initializers): Likewise.
273
274 * i386-opc.h (CpuP4): Removed.
275 (CpuK6): Likewise.
276 (CpuK8): Likewise.
277 (CpuClflush): New.
278 (CpuSYSCALL): Likewise.
279 (CpuMMX): Updated.
280 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
281 cpuclflush and cpusyscall.
282
283 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
284 syscall and sysret.
285 * i386-init.h: Regenerated.
286 * i386-tbl.h: Likewise.
287
1b7f3fb0
L
2882009-01-09 H.J. Lu <hongjiu.lu@intel.com>
289
290 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
291 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
292 (cpu_flags): Add CpuRdtscp.
293 (set_bitfield): Remove CpuSledgehammer check.
294
295 * i386-opc.h (CpuRdtscp): New.
296 (CpuLM): Updated.
297 (i386_cpu_flags): Add cpurdtscp.
298
299 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
300 * i386-init.h: Regenerated.
301 * i386-tbl.h: Likewise.
302
1cb0a767
PB
3032009-01-09 Peter Bergner <bergner@vnet.ibm.com>
304
305 * ppc-opc.c (PPCNONE): Define.
306 (NOPOWER4): Delete.
307 (powerpc_opcodes): Initialize the new "deprecated" field.
308
168e3097
L
3092009-01-06 H.J. Lu <hongjiu.lu@intel.com>
310
311 AVX Programming Reference (December, 2008)
312 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
313 (VEX_LEN_E7_P_2_M_0): Likewise.
314 (VEX_LEN_2C_P_1): Updated.
315 (VEX_LEN_E8_P_2): Likewise.
316 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
317 (mod_table): Likewise.
318
319 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
320 * i386-tbl.h: Regenerated.
321
22da050b
L
3222009-01-05 H.J. Lu <hongjiu.lu@intel.com>
323
324 * i386-gen.c (process_copyright): Update for 2009.
325
326 * i386-init.h: Regenerated.
327 * i386-tbl.h: Likewise.
328
0bfee649 3292009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 330
0bfee649
L
331 AVX Programming Reference (December, 2008)
332 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 333 (OP_EX_VexW): Likewise.
0bfee649 334 (OP_EX_VexImmW): Likewise.
c0f3af97 335 (OP_XMM_VexW): Likewise.
c0f3af97 336 (VEXI4_Fixup): Likewise.
c0f3af97 337 (VPERMIL2_Fixup): Likewise.
c0f3af97 338 (VexI4): Likewise.
0bfee649
L
339 (VexFMA): Likewise.
340 (Vex128FMA): Likewise.
c0f3af97
L
341 (EXVexW): Likewise.
342 (EXdVexW): Likewise.
343 (EXqVexW): Likewise.
0bfee649 344 (EXVexImmW): Likewise.
c0f3af97 345 (XMVexW): Likewise.
c0f3af97 346 (VPERMIL2): Likewise.
0bfee649
L
347 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
348 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
349 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
350 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
351 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
352 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
353 (get_vex_imm8): Likewise.
354 (OP_EX_VexReg): Likewise.
355 vpermil2_op): Likewise.
356 (EXVexWdq): New.
357 (vex_w_dq_mode): Likewise.
358 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
359 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
360 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
361 (es_reg): Updated.
362 (PREFIX_VEX_38DB): Likewise.
363 (PREFIX_VEX_3A4A): Likewise.
364 (PREFIX_VEX_3A60): Likewise.
365 (PREFIX_VEX_3ADF): Likewise.
366 (VEX_LEN_3ADF_P_2): Likewise.
367 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
368 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
369 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
370 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
371 PREFIX_VEX_3896...PREFIX_VEX_389F,
372 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
373 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 374 (vex_table): Likewise.
0bfee649
L
375 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
376 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
377 (putop): Support "%XW".
378 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 379
0bfee649 380 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 381
0bfee649
L
382 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
383 instructions. Add new FMA instructions.
28dbc079
L
384 * i386-tbl.h: Regenerated.
385
0bfee649 3862009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 387
0bfee649
L
388 * or32-opc.c (or32_print_register, or32_print_immediate,
389 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 390
0bfee649 391For older changes see ChangeLog-2008
252b5132
RH
392\f
393Local Variables:
2f6d2f85
NC
394mode: change-log
395left-margin: 8
396fill-column: 74
252b5132
RH
397version-control: never
398End:
This page took 0.81377 seconds and 4 git commands to generate.