PR 2434
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
5348b81e
DD
12006-03-13 DJ Delorie <dj@redhat.com>
2
5398310a
DD
3 * m32c-asm.c: Regenerate.
4 * m32c-desc.c: Likewise.
5 * m32c-desc.h: Likewise.
6 * m32c-dis.c: Likewise.
7 * m32c-ibld.c: Likewise.
5348b81e
DD
8 * m32c-opc.c: Likewise.
9 * m32c-opc.h: Likewise.
10
253d272c
DD
112006-03-10 DJ Delorie <dj@redhat.com>
12
13 * m32c-desc.c: Regenerate with mul.l, mulu.l.
14 * m32c-opc.c: Likewise.
15 * m32c-opc.h: Likewise.
16
17
f530741d
NC
182006-03-09 Nick Clifton <nickc@redhat.com>
19
20 * po/sv.po: Updated Swedish translation.
21
35c52694
L
222006-03-07 H.J. Lu <hongjiu.lu@intel.com>
23
24 PR binutils/2428
25 * i386-dis.c (REP_Fixup): New function.
26 (AL): Remove duplicate.
27 (Xbr): New.
28 (Xvr): Likewise.
29 (Ybr): Likewise.
30 (Yvr): Likewise.
31 (indirDXr): Likewise.
32 (ALr): Likewise.
33 (eAXr): Likewise.
34 (dis386): Updated entries of ins, outs, movs, lods and stos.
35
ed963e2d
NC
362006-03-05 Nick Clifton <nickc@redhat.com>
37
38 * cgen-ibld.in (insert_normal): Cope with attempts to insert a
39 signed 32-bit value into an unsigned 32-bit field when the host is
40 a 64-bit machine.
41 * fr30-ibld.c: Regenerate.
42 * frv-ibld.c: Regenerate.
43 * ip2k-ibld.c: Regenerate.
44 * iq2000-asm.c: Regenerate.
45 * iq2000-ibld.c: Regenerate.
46 * m32c-ibld.c: Regenerate.
47 * m32r-ibld.c: Regenerate.
48 * openrisc-ibld.c: Regenerate.
49 * xc16x-ibld.c: Regenerate.
50 * xstormy16-ibld.c: Regenerate.
51
c7d41dc5
NC
522006-03-03 Shrirang Khisti <shrirangk@kpitcummins.com)
53
54 * xc16x-asm.c: Regenerate.
55 * xc16x-dis.c: Regenerate.
c7d41dc5 56
f7d9e5c3
CD
572006-02-27 Carlos O'Donell <carlos@codesourcery.com>
58
59 * po/Make-in: Add html target.
60
331d2d0d
L
612006-02-27 H.J. Lu <hongjiu.lu@intel.com>
62
63 * i386-dis.c (IS_3BYTE_OPCODE): New for 3-byte opcodes used by
64 Intel Merom New Instructions.
65 (THREE_BYTE_0): Likewise.
66 (THREE_BYTE_1): Likewise.
67 (three_byte_table): Likewise.
68 (dis386_twobyte): Use THREE_BYTE_0 for entry 0x38. Use
69 THREE_BYTE_1 for entry 0x3a.
70 (twobyte_has_modrm): Updated.
71 (twobyte_uses_SSE_prefix): Likewise.
72 (print_insn): Handle 3-byte opcodes used by Intel Merom New
73 Instructions.
74
ff3f9d5b
DM
752006-02-24 David S. Miller <davem@sunset.davemloft.net>
76
77 * sparc-dis.c (v9_priv_reg_names): Add "gl" entry.
78 (v9_hpriv_reg_names): New table.
79 (print_insn_sparc): Allow values up to 16 for '?' and '!'.
80 New cases '$' and '%' for read/write hyperprivileged register.
81 * sparc-opc.c (sparc_opcodes): Add new entries for UA2005
82 window handling and rdhpr/wrhpr instructions.
83
6772dd07
DD
842006-02-24 DJ Delorie <dj@redhat.com>
85
86 * m32c-desc.c: Regenerate with linker relaxation attributes.
87 * m32c-desc.h: Likewise.
88 * m32c-dis.c: Likewise.
89 * m32c-opc.c: Likewise.
90
62b3e311
PB
912006-02-24 Paul Brook <paul@codesourcery.com>
92
93 * arm-dis.c (arm_opcodes): Add V7 instructions.
94 (thumb32_opcodes): Ditto. Handle V7M MSR/MRS variants.
95 (print_arm_address): New function.
96 (print_insn_arm): Use it. Add 'P' and 'U' cases.
97 (psr_name): New function.
98 (print_insn_thumb32): Add 'U', 'C' and 'D' cases.
99
59cf82fe
L
1002006-02-23 H.J. Lu <hongjiu.lu@intel.com>
101
102 * ia64-opc-i.c (bXc): New.
103 (mXc): Likewise.
104 (OpX2TaTbYaXcC): Likewise.
105 (TF). Likewise.
106 (TFCM). Likewise.
107 (ia64_opcodes_i): Add instructions for tf.
108
109 * ia64-opc.h (IMMU5b): New.
110
111 * ia64-asmtab.c: Regenerated.
112
19a7219f
L
1132006-02-23 H.J. Lu <hongjiu.lu@intel.com>
114
115 * ia64-gen.c: Update copyright years.
116 * ia64-opc-b.c: Likewise.
117
7f3dfb9c
L
1182006-02-22 H.J. Lu <hongjiu.lu@intel.com>
119
120 * ia64-gen.c (lookup_regindex): Handle ".vm".
121 (print_dependency_table): Handle '\"'.
122
123 * ia64-ic.tbl: Updated from SDM 2.2.
124 * ia64-raw.tbl: Likewise.
125 * ia64-waw.tbl: Likewise.
126 * ia64-asmtab.c: Regenerated.
127
128 * ia64-opc-b.c (ia64_opcodes_b): Add vmsw.0 and vmsw.1.
129
d70c5fc7
NC
1302006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
131 Anil Paranjape <anilp1@kpitcummins.com>
132 Shilin Shakti <shilins@kpitcummins.com>
133
134 * xc16x-desc.h: New file
135 * xc16x-desc.c: New file
136 * xc16x-opc.h: New file
137 * xc16x-opc.c: New file
138 * xc16x-ibld.c: New file
139 * xc16x-asm.c: New file
140 * xc16x-dis.c: New file
141 * Makefile.am: Entries for xc16x
142 * Makefile.in: Regenerate
143 * cofigure.in: Add xc16x target information.
144 * configure: Regenerate.
145 * disassemble.c: Add xc16x target information.
146
a1cfb73e
L
1472006-02-11 H.J. Lu <hongjiu.lu@intel.com>
148
149 * i386-dis.c (dis386_twobyte): Use "movZ" for debug register
150 moves.
151
6dd5059a
L
1522006-02-11 H.J. Lu <hongjiu.lu@intel.com>
153
154 * i386-dis.c ('Z'): Add a new macro.
155 (dis386_twobyte): Use "movZ" for control register moves.
156
8536c657
NC
1572006-02-10 Nick Clifton <nickc@redhat.com>
158
159 * iq2000-asm.c: Regenerate.
160
266abb8f
NS
1612006-02-07 Nathan Sidwell <nathan@codesourcery.com>
162
163 * m68k-dis.c (print_insn_m68k): Use bfd_m68k_mach_to_features.
164
f1a64f49
DU
1652006-01-26 David Ung <davidu@mips.com>
166
167 * mips-opc.c: Add I33 masks to these MIPS32R2 instructions: prefx,
168 ceil.l.d, ceil.l.s, cvt.d.l, cvt.l.d, cvt.l.s, cvt.s.l, floor.l.d,
169 floor.l.s, ldxc1, lwxc1, madd.d, madd.s, msub.d, msub.s, nmadd.d,
170 nmadd.s, nmsub.d, nmsub.s, recip.d, recip.s, round.l.d, rsqrt.d,
171 rsqrt.s, sdxc1, swxc1, trunc.l.d, trunc.l.s.
172
9e919b5f
AM
1732006-01-18 Arnold Metselaar <arnoldm@sourceware.org>
174
175 * z80-dis.c (struct buffer, prt_d, prt_d_n, arit_d, ld_r_d,
176 ld_d_r, pref_xd_cb): Use signed char to hold data to be
177 disassembled.
178 * z80-dis.c (TXTSIZ): Increase buffer size to 24, this fixes
179 buffer overflows when disassembling instructions like
180 ld (ix+123),0x23
181 * z80-dis.c (opc_ind, pref_xd_cb): Suppress '+' in an indexed
182 operand, if the offset is negative.
183
c9021189
AM
1842006-01-17 Arnold Metselaar <arnoldm@sourceware.org>
185
186 * z80-dis.c (struct buffer, prt_d, prt_d_n, pref_xd_cb): Use
187 unsigned char to hold data to be disassembled.
188
d99b6465
AS
1892006-01-17 Andreas Schwab <schwab@suse.de>
190
191 PR binutils/1486
192 * disassemble.c (disassemble_init_for_target): Set
193 disassembler_needs_relocs for bfd_arch_arm.
194
c2fe9327
PB
1952006-01-16 Paul Brook <paul@codesourcery.com>
196
e88d958a 197 * m68k-opc.c (m68k_opcodes): Fix opcodes for ColdFire f?abss,
c2fe9327
PB
198 f?add?, and f?sub? instructions.
199
32fba81d
NC
2002006-01-16 Nick Clifton <nickc@redhat.com>
201
202 * po/zh_CN.po: New Chinese (simplified) translation.
203 * configure.in (ALL_LINGUAS): Add "zh_CH".
204 * configure: Regenerate.
205
1b3a26b5
PB
2062006-01-05 Paul Brook <paul@codesourcery.com>
207
208 * m68k-opc.c (m68k_opcodes): Add missing ColdFire fdsqrtd entry.
209
db313fa6
DD
2102006-01-06 DJ Delorie <dj@redhat.com>
211
212 * m32c-desc.c: Regenerate.
213 * m32c-opc.c: Regenerate.
214 * m32c-opc.h: Regenerate.
215
54d46aca
DD
2162006-01-03 DJ Delorie <dj@redhat.com>
217
218 * cgen-ibld.in (extract_normal): Avoid memory range errors.
219 * m32c-ibld.c: Regenerated.
220
e88d958a 221For older changes see ChangeLog-2005
252b5132
RH
222\f
223Local Variables:
2f6d2f85
NC
224mode: change-log
225left-margin: 8
226fill-column: 74
252b5132
RH
227version-control: never
228End:
This page took 0.357813 seconds and 4 git commands to generate.