dependency tracking in opcodes
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
81ecdfbb
RW
12009-08-22 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
2
758227f0
RW
3 * Makefile.am (AUTOMAKE_OPTIONS): Remove 1.9 and cygnus, add
4 1.11, foreign, no-dist.
5 (MKDEP, m32c_opc_h): Remove variables.
6 (disassemble.lo): Rewrite using automake-style dependency
7 tracking rules; only list the dependency upon the primary source
8 file, but no included headers.
9 (m32c-asm.lo, m32c-desc.lo, m32c-dis.lo, m32c-ibld.lo, m32c-opc.lo)
10 (i386-gen.o, ia64-gen.o): Remove dependency statements.
11 (EXTRA_libopcodes_la_SOURCES): New variable, list $(CFILES) to
12 ensure all dependency fragments are included in the Makefile.
13 (s390-opc.lo): Depend on s390-opc.tab.
14 (DEP, DEP1, dep.sed, dep, dep-in, dep-am): Remove rules.
15 (mkdep section): Remove.
16 * Makefile.in: Regenerate.
17 * po/POTFILES.in: Regenerate.
18
af542c2e
RW
19 * Makefile.am (install-pdf, install-html): Remove.
20 * Makefile.in: Regenerate.
21
81ecdfbb
RW
22 * Makefile.in: Regenerate.
23 * aclocal.m4: Likewise.
24 * config.in: Likewise.
25 * configure: Likewise.
26
7ba29e2a
NC
272009-08-06 Michael Eager <eager@eagercon.com>
28
29 * Makefile.am: Add microblaze-opc.h to HFILES, microblaze-dis.c to
30 CFILES, microblaze-dis.lo to ALL_MACHINES, targets.
31 * Makefile.in: Regenerate.
32 * configure.in: Add bfd_microblaze_arch target.
33 * configure: Regenerate.
34 * disassemble.c: Define ARCH_microblaze, return
35 print_insn_microblaze().
36 * microblaze-dis.c: New MicroBlaze disassembler.
37 * microblaze-opc.h: New MicroBlaze opcode definitions.
38 * microblaze-opcm.h: New MicroBlaze opcode types.
39
8a9036a4
L
402009-07-25 H.J. Lu <hongjiu.lu@intel.com>
41
42 * configure.in: Handle bfd_l1om_arch.
43 * disassemble.c (disassembler): Likewise.
44
45 * configure: Regenerated.
46
47 * i386-dis.c (print_insn): Handle bfd_mach_l1om and
48 bfd_mach_l1om_intel_syntax. Use 8 bytes per line for Intel L1OM.
49
50 * i386-gen.c (cpu_flag_init): Set CPU_UNKNOWN_FLAGS to ~CpuL1OM.
51 Add CPU_L1OM_FLAGS.
52 (cpu_flags): Add CpuL1OM.
53 (set_bitfield): Take an argument to set the value field.
54 (process_i386_cpu_flag): Support ~CpuXXX and ~(CpuXXX|CpuYYY).
55 (process_i386_opcode_modifier): Updated.
56 (process_i386_operand_type): Likewise.
57 * i386-init.h: Regenerated.
58 * i386-tbl.h: Likewise.
59
60 * i386-opc.h (CpuL1OM): New.
61 (CpuXsave): Updated.
62 (i386_cpu_flags): Add cpul1om.
63
309d3373
JB
642009-07-24 Jan Beulich <jbeulich@novell.com>
65
66 * i386-dis.c (fgrps): Correct annotation for feni/fdisi. Add
67 frstpm.
68 * i386-gen.c (cpu_flag_init): Add FP enabling flags where needed.
69 (cpu_flags): Add Cpu8087, Cpu287, Cpu387, Cpu687, and CpuFISTTP.
70 (set_bitfield): Expand CpuFP to Cpu8087|Cpu287|Cpu387.
71 * i386-opc.h (Cpu8087, Cpu287, Cpu387, Cpu687, CpuFISTTP):
72 Define.
73 (union i386_cpu_flags): Add cpu8087, cpu287, cpu387, cpu687,
74 and cpufisttp.
75 * i386-opc.tbl: Qualify floating point instructions by their
76 respective CpuXXX flag. Fix fucom{,p,pp}, fprem1, fsin, fcos,
77 and fsincos to be avilable only on 387. Fix fstsw ax to be
78 available only on 287+. Add f{,n}eni, f{,n}disi, f{,n}setpm,
79 and frstpm.
80 * i386-init.h, i386-tbl.h: Regenerate.
81
7769efb2
NC
822009-07-20 Nick Clifton <nickc@redhat.com>
83
84 PR 10288
85 * arm-dis.c (arm_opcodes): Catch non-zero bits 8-11 in register
86 offset or indexed based addressing mode 3.
87
74bdfecf
NC
882009-07-14 Nick Clifton <nickc@redhat.com>
89
90 PR 10288
91 * arm-dis.c (arm_opcodes): Catch illegal Addressing Mode 1
92 patterns.
93 (arm_decode_shift): Catch illegal register based shifts.
94 (print_insn_arm): Properly handle negative register r0
95 post-indexed addressing.
96
d1aaab3c
DK
972009-07-10 Doug Kwan <dougkwan@google.com>
98
99 * arm-disc.c (print_insn_coprocessor, print_insn_arm): Print only
100 lower 32 bits of long types to make hexadecimal output consistent
101 on both 32-bit and 64-bit hosts.
102
87337981
AM
1032009-07-10 Alan Modra <amodra@bigpond.net.au>
104
105 * fr30-desc.c, * fr30-desc.h, * fr30-opc.c, * fr30-opc.h,
106 * frv-desc.c, * frv-desc.h, * frv-opc.c, * frv-opc.h,
107 * ip2k-desc.c, * ip2k-desc.h, * ip2k-opc.c, * ip2k-opc.h,
108 * iq2000-desc.c, * iq2000-desc.h, * iq2000-opc.c, * iq2000-opc.h,
109 * lm32-desc.c, * lm32-desc.h, * lm32-opc.c, * lm32-opc.h,
110 * lm32-opinst.c, * m32c-desc.c, * m32c-desc.h, * m32c-opc.c,
111 * m32c-opc.h, * m32r-desc.c, * m32r-desc.h, * m32r-opc.c,
112 * m32r-opc.h, * m32r-opinst.c, * mt-desc.c, * mt-desc.h,
113 * mt-opc.c, * mt-opc.h, * openrisc-desc.c, * openrisc-desc.h,
114 * openrisc-opc.c, * openrisc-opc.h, * xc16x-desc.c, * xc16x-desc.h,
115 * xc16x-opc.c, * xc16x-opc.h, * xstormy16-desc.c, * xstormy16-desc.h,
116 * xstormy16-opc.c, * xstormy16-opc.h: Regenerate.
117
1103f72c
NC
1182009-07-07 Chung-Lin Tang <cltang@pllab.cs.nthu.edu.tw>
119
120 * arm-dis.c (coprocessor_opcodes): Fix mask for waddbhus.
121
78c66db8
NC
1222009-07-07 Nick Clifton <nickc@redhat.com>
123
124 PR 10288
125 * arm-dis.c (arm_opcodes): Be more strict about decoding scaled
126 addressing modes.
127
22102fb0
DD
1282009-07-06 DJ Delorie <dj@redhat.com>
129
130 * mep-desc.c: Regenerate.
131 * mep-desc.h: Regenerate.
132 * mep-opc.c: Regenerate.
133 * mep-opc.h: Regenerate.
134
922d8de8
DR
1352009-07-06 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
136
137 * i386-opc.h (CpuFMA4): Add CpuFMA4.
138 (i386_cpu_flags): New.
139 * i386-gen.c: Add CPU_FMA4_FLAGS.
140 * i386-opc.tbl: Add FMA4 instructions.
141 * i386-tbl.h: Regenerate.
142 * i386-init.h: Regenerate.
143 * i386-dis.c (OP_VEX_FMA): New. Handle FMA4.
144 (OP_XMM_VexW): Ditto.
145 (OP_EX_VexW): Ditto.
146 (VEXI4_Fixup): Ditto.
147 (VexI4, VexFMA, Vex128FMA, EXVexW, EXdVexW, XMVexW): New Macros.
148 (PREFIX_VEX_3A5C, PREFIX_VEX_3A5D, PREFIX_VEX_3A5E): New.
149 (PREFIX_VEX_3A5F, PREFIX_VEX_3A60): New.
150 (PREFIX_VEX_3A68, PREFIX_VEX_3A69, PREFIX_VEX_3A6A): New.
151 (PREFIX_VEX_3A6B, PREFIX_VEX_3A6C, PREFIX_VEX_3A6D): New.
152 (PREFIX_VEX_3A6E, PREFIX_VEX_3A6F, PREFIX_VEX_3A7A): New.
153 (PREFIX_VEX_3A7B, PREFIX_VEX_3A7C, PREFIX_VEX_3A7D): New.
154 (PREFIX_VEX_3A7E, PREFIX_VEX_3A7F): New.
155 (VEX_LEN_3A6A_P_2,VEX_LEN_3A6B_P_2, VEX_LEN_3A6E_P_2): New.
156 (VEX_LEN_3A6F_P_2,VEX_LEN_3A7A_P_2, VEX_LEN_3A7B_P_2): New.
157 (VEX_LEN_3A7E_P_2,VEX_LEN_3A7F_P_2): New.
158 (get_vex_imm8): New. handle FMA4.
159 (OP_EX_VexReg): Ditto.
160
fe56b6ce
NC
1612009-06-30 Nick Clifton <nickc@redhat.com>
162
163 PR 10288
164 * arm-dis.c (coprocessor): Print the LDC and STC versions of the
165 LFM and SFM instructions as comments,.
166 Improve consistency of formatting for instructions displayed as
167 comments and decimal values displayed with their hexadecimal
168 equivalents.
169 Formatting tidy ups.
170
05413229
NC
1712009-06-29 Nick Clifton <nickc@redhat.com>
172
173 PR 10288
174 * arm-dis.c (enum opcode_sentinels): New: Used to mark the
175 boundary between variaant and generic coprocessor instuctions.
176 (coprocessor): Use it.
177 Fix architecture version of MCRR and MRRC instructions.
178 (arm_opcdes): Fix patterns for STRB and STRH instructions.
179 (print_insn_coprocessor): Check architecture and extension masks.
180 Print a hexadecimal version of any decimal constant that is
181 outside of the range of -16 to +32.
182 (print_arm_address): Add a return value of the offset used in the
183 adress, if it is worth printing a hexadecimal version of it.
184 (print_insn_neon): Print a hexadecimal version of any decimal
185 constant that is outside of the range of -16 to +32.
186 (print_insn_arm): Likewise.
187 (print_insn_thumb16): Likewise.
188 (print_insn_thumb32): Likewise.
189
190 PR 10297
191 * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
192 of an undefined instruction.
193 (arm_opcodes): Use it.
194 (thumb_opcod): Use it.
195 (thumb32_opc): Use it.
196
378a0c07
DD
1972009-06-23 DJ Delorie <dj@redhat.com>
198
dab97f24
DD
199 * mep-desc.c: Regenerate.
200 * mep-desc.h: Regenerate.
201 * mep-dis.c: Regenerate.
202 * mep-ibld.c: Regenerate.
203 * mep-opc.c: Regenerate.
204
378a0c07
DD
205 * mep-asm.c: Regenerate.
206 * mep-opc.c: Regenerate.
207 * mep-opc.h: Regenerate.
208
aece7d2e
NC
2092009-06-22 Nick Clifton <nickc@redhat.com>
210
211 * po/fi.po: Updated Finish translation.
212
1998a8e0
AM
2132009-06-22 Alan Modra <amodra@bigpond.net.au>
214
215 * m32c-asm.c: Regenerate.
216
b33bafa0
AM
2172009-06-22 Alan Modra <amodra@bigpond.net.au>
218
219 * score-dis.c (print_insn_score48, print_insn_score32): Move default
220 case label to proper lexical block.
221 * score7-dis.c (print_insn_score32): Likewise.
222
ce21feb4
MS
2232009-06-19 Martin Schwidefsky <sschwidefsky@de.ibm.com>
224
225 * s390-opc.c (INSTR_RR_0R_OPT, INSTR_RX_0RRD_OPT, MASK_RR_0R_OPT,
226 MASK_RX_0RRD_OPT): New instruction formats with optional arguments.
227 * s390-opc.txt (nopr, nop): Use new instruction format.
228
0313a2b8
NC
2292009-06-18 Nick Clifton <nickc@redhat.com>
230
231 PR 10288
232 * arm-dis.c (print_insn_coprocessor): Check that a user specified
233 ARM architecture supports the matched instruction.
234 (print_insn_arm): Likewise.
235 (select_arm_features): New function. Fills in the fields of an
236 arm_feature_set structure based on a given arm machine number.
237 (print_insn): Initialise an arm_feature_set structure.
238
6db7e006
MR
2392009-06-16 Maciej W. Rozycki <macro@linux-mips.org>
240
241 * vax-dis.c (is_function_entry): Return success for synthetic
242 symbols too.
243 (is_plt_tail): New function.
244 (print_insn_vax): Decode PLT entry offset longword.
245
522fe561
NC
2462009-06-15 Nick Clifton <nickc@redhat.com>
247
fe2ceba1
NC
248 PR 10186
249 * arm-dis.c (thumb32_opcodes): Fix binary value of SEV.W
250 instruction.
251
522fe561
NC
252 PR 10173
253 * cr16-dis.c (print_arg): Avoid printing the 0x prefix twice.
254
1316c8b3
NC
2552009-06-15 Nick Clifton <nickc@redhat.com>
256
257 PR 10263
258 * arm-dis.c (print_insn): Ignore is_data if the user has requested
259 the disassembly of data as well as instructions.
260
f6475b48
DE
2612009-06-11 Doug Evans <dje@sebabeach.org>
262
263 * cgen.sh: Handle multiple simultaneous runs for parallel makes.
264
f865a31d
AG
2652009-06-11 Anthony Green <green@moxielogic.com>
266
267 * moxie-opc.c (moxie_form1_opc_info): Remove branch instructions.
268 (moxie_form3_opc_info): Add branch instructions.
269 * moxie-dis.c (print_insn_moxie): Disassemble MOXIE_F3_PCREL
270 encoded instructions.
271
0e7c7f11
AG
2722009-06-06 Anthony Green <green@moxielogic.com>
273
274 * moxie-opc.c: Recode some MOXIE_F1_4 opcodes as MOXIE_F1_M.
275 * moxie-dis.c (print_insn_moxie): Handle MOXIE_F1_M case.
276
67a648f1
AM
2772009-06-04 Alan Modra <amodra@bigpond.net.au>
278
279 * dep-in.sed: Don't use \n in replacement part of s command.
280 * Makefile.am (DEP1): LC_ALL for uniq.
281 * Makefile.in: Regenerate.
282
06c582ac
NC
2832009-06-02 Nick Clifton <nickc@redhat.com>
284
285 * po/nl.po: Updated Dutch translation.
286
3164099e
TG
2872009-06-02 Tristan Gingold <gingold@adacore.com>
288
289 * ia64-gen.c (parse_resource_users, print_dependency_table,
290 add_dis_table_ent, finish_distable, insert_bit_table_ent,
291 add_dis_entry, compact_distree, gen_dis_table, completer_entries_eq,
292 get_prefix_len, compute_completer_bits, insert_opcode_dependencies,
293 insert_completer_entry, print_completer_entry, print_completer_table,
294 opcodes_eq, add_opcode_entry, shrink): Use ISO C syntax for functions.
295
d285268e
DD
2962009-05-28 DJ Delorie <dj@redhat.com>
297
298 * mep-asm.c: Regenerate.
299 * mep-desc.c: Regenerate.
300
2f3565a3
DD
3012009-05-26 DJ Delorie <dj@redhat.com>
302
303 * mep-asm.c: Regenerate.
304 * mep-desc.c: Regenerate.
305 * mep-desc.h: Regenerate.
306 * mep-dis.c: Regenerate.
307 * mep-ibld.c: Regenerate.
308 * mep-opc.c: Regenerate.
309 * mep-opc.h: Regenerate.
310
f12e7348
NC
3112009-05-26 Nick Clifton <nickc@redhat.com>
312
313 * po/id.po: Updated Indonesian translation.
314 * po/opcodes.pot: Updated template file.
315
9e097a72
AM
3162009-05-26 Alan Modra <amodra@bigpond.net.au>
317
318 * dep-in.sed: Don't modify .o to .lo here. Output one filename
319 per line with all lines having continuation backslash. Prefix
320 first line with "A", following lines with "B".
321 * Makefile.am (DEP): Don't use dep.sed here.
322 (DEP1): Run $MKDEP on single files, modify .o to .lo here. Use
323 dep.sed here on dependencies, sort and uniq.
324 * Makefile.in: Regenerate.
325
4f8318f8
TG
3262009-05-25 Tristan Gingold <gingold@adacore.com>
327
328 * makefile.vms (OPT): New variable.
329 (CFLAGS): Update compilation flags.
330
1d74713b
DD
3312009-05-22 DJ Delorie <dj@redhat.com>
332
333 * mep-asm.c: Regenerate.
334 * mep-desc.c: Regenerate.
335 * mep-desc.h: Regenerate.
336 * mep-dis.c: Regenerate.
337 * mep-ibld.c: Regenerate.
338 * mep-opc.c: Regenerate.
339 * mep-opc.h: Regenerate.
340
c1e679ec
DR
3412009-05-22 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>
342
343 * i386-opc.h (Cpusse5): Delete.
344 (i386_cpu_flags): Delete.
345 * i386-gen.c: Remove CpuSSE5, Drex, Drexv and Drexc.
346 * i386-opc.tbl: Remove SSE5 instructions.
347 * i386-tbl.h: Regenerate.
348 * i386-init.h: Regenerate.
349 * i386-dis.c (OP_E_memeory, OP_E_extended): Remove drex handling.
350 (print_drex_arg): Delete.
351 (OP_DREX4): Delete.
352 (OP_DREX3): Delete.
353 (OP_DREX_ICMP): Delete.
354 (OP_DREX_FCMP): Delete.
355 (DREX_*): Delete.
356 (THREE_BYTE_0F24, THREE_BYTE_0F25, THREE_BYTE_0f7B): Delete.
357
2b3decb5
AM
3582009-05-22 Alan Modra <amodra@bigpond.net.au>
359
360 * Makefile.am: Run "make dep-am".
361 * Makefile.in: Regenerate.
362 * po/POTFILES.in: Regenerate.
363
eb956800
DD
3642009-05-19 DJ Delorie <dj@redhat.com>
365
366 * mep-asm.c: Regenerate.
367 * mep-opc.c: Regenerate.
368
3526b680
DD
3692009-04-30 DJ Delorie <dj@redhat.com>
370
371 * mep-asm.c: Regenerate.
372 * mep-desc.c: Regenerate.
373 * mep-desc.h: Regenerate.
374 * mep-dis.c: Regenerate.
375 * mep-ibld.c: Regenerate.
376 * mep-opc.c: Regenerate.
377 * mep-opc.h: Regenerate.
378
45be3704
DD
3792009-04-17 DJ Delorie <dj@redhat.com
380
381 * mep-desc.c: Regenerate.
382 * mep-ibld.c: Regenerate.
383 * mep-opc.c: Regenerate.
384 * mep-opc.h: Regenerate.
385
20135e4c
NC
3862009-04-15 Anthony Green <green@moxielogic.com>
387
388 * moxie-opc.c, moxie-dis.c: Created.
389 * Makefile.am: Build the moxie source files.
390 * configure.in: Add moxie support.
391 * Makefile.in, configure: Rebuilt.
392 * disassemble.c (disassembler): Add moxie support.
393 (ARCH_moxie): Define.
394
ac5c19e6
JB
3952009-04-15 Jan Beulich <jbeulich@novell.com>
396
397 * i386-opc.tbl (protb, protw, protd, protq): Set opcode
398 extension to None.
399 (pshab, pshaw, pshad, pshaq): Likewise.
400 * i386-tbl.h: Re-generate.
401
52de720d
DD
4022009-04-08 DJ Delorie <dj@redhat.com
403
404 * mep-asm.c: Regenerate.
405 * mep-desc.c: Regenerate.
406 * mep-desc.h: Regenerate.
407 * mep-dis.c: Regenerate.
408 * mep-ibld.c: Regenerate.
409 * mep-opc.c: Regenerate.
410 * mep-opc.h: Regenerate.
411
858d7a6d
PB
4122009-04-07 Peter Bergner <bergner@vnet.ibm.com>
413
414 * ppc-opc.c (powerpc_opcodes) <"tlbilxlpid", "tlbilxpid", "tlbilxva",
415 "tlbilx">: Use secondary opcode "18" as per the ISA 2.06 documentation.
416 Reorder entries so the extended mnemonics are listed before tlbilx.
417
70dc4e32
PB
4182009-04-02 Peter Bergner <bergner@vnet.ibm.com>
419
420 * ppc-dis.c (powerpc_init_dialect): Do not choose a default dialect
421 due to -many/-Many.
422 (print_insn_powerpc): Make sure we only deprecate instructions using
423 the original dialect and not a modified dialect due to -Many handling.
424 Move the handling of the condition register and default operands to
425 the end of the if/else if/else chain.
426 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
427 instructions from newer processors are listed before older ones.
428 <"icblce", "sync", "eieio", "tlbld">: Deprecate for processors
429 that have instructions with conflicting opcodes.
430
e401b04c
PB
4312009-04-01 Peter Bergner <bergner@vnet.ibm.com>
432
433 * ppc-opc.c (powerpc_opcodes) <"dcbzl">: Merge the POWER4 and
434 E500MC entries.
435
b8f9ee44
CL
4362009-04-01 Christophe Lyon <christophe.lyon@st.com>
437
438 * arm-dis.c (print_insn): Print BE8 opcodes in little endianness.
439
d460e92e
JM
4402009-03-30 Joseph Myers <joseph@codesourcery.com>
441
442 * arm-dis.c (print_insn): Also check section matches in backwards
443 search for mapping symbol.
444
d34b5006
L
4452009-03-26 H.J. Lu <hongjiu.lu@intel.com>
446
447 * i386-dis.c (get_valid_dis386): Abort on unhandled table.
448
8d25cc3d
AM
4492009-03-18 Alan Modra <amodra@bigpond.net.au>
450
3889c459 451 * cgen-opc.c: Include alloca-conf.h rather than alloca.h.
8d25cc3d
AM
452 * Makefile.am: Run "make dep-am".
453 * Makefile.in: Regenerate.
454 * openrisc-opc.c: Regenerate.
455
34dd024a
NC
4562009-03-10 Nick Clifton <nickc@redhat.com>
457
458 * po/id.po: Updated Indonesian translation.
459
69fe9ce5
AM
4602009-03-10 Alan Modra <amodra@bigpond.net.au>
461
462 * ppc-dis.c: Include "opintl.h".
463 (struct ppc_mopt, ppc_opts): New.
464 (ppc_parse_cpu): New function.
465 (powerpc_init_dialect): Use it.
466 (print_ppc_disassembler_options): Dump options from ppc_opts.
467 Internationalize message.
468
d11fd249
NC
4692009-03-06 Nick Clifton <nickc@redhat.com>
470
471 * po/es.po: Updated Spanish translation.
472
51dec227
AM
4732009-03-04 Alan Modra <amodra@bigpond.net.au>
474
475 PR 6768
476 * configure.in: Test for ld --as-needed support. Link shared
477 libopcodes against libm.
478 * configure: Regenerate.
479
c72ab5f2
PB
4802009-03-03 Peter Bergner <bergner@vnet.ibm.com>
481
482 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
483 instructions from newer processors are listed before older ones.
484
a1f7ca36
AM
4852009-03-03 Alan Modra <amodra@bigpond.net.au>
486
487 * Makefile.am: Run "make dep-am".
488 (HFILES): Move lm32-desc.h and lm32-opc.h from..
489 (CFILES): ..here.
490 * Makefile.in: Regenerate.
491
c3b7224a
NC
4922009-03-02 Qinwei <qinwei@sunnorth.com.cn>
493
494 * score7-dis.c: New file.
495 * Makefile.am: Add dependencies for score7-dis.c.
496 * Makefile.in: Regenerate.
497 * configure.in: Add score7-dis to score files.
498 * configure: Regenerate.
499 * score-dis.c: Add support for score7 architecture.
500 * score-opc.h: Likewise.
501
58e24671
RW
5022009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
503
504 * configure: Regenerate.
505
d6f574e0
L
5062009-02-27 H.J. Lu <hongjiu.lu@intel.com>
507
508 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
509
066be9f7
PB
5102009-02-26 Peter Bergner <bergner@vnet.ibm.com>
511
512 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
513 the power7 and the isel instructions.
514 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
515 (insert_dm, extract_dm): Likewise.
516 (XB6): Update comment to include XX2 form.
517 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
518 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
519 (RemoveXX3DM): Delete.
520 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
521 "mftgpr">: Deprecate for POWER7.
522 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
523 "frsqrte.">: Deprecate the three operand form and enable the two
524 operand form for POWER7 and later.
525 <"wait">: Extend to accept optional parameter. Enable for POWER7.
526 <"waitsrv", "waitimpl">: Add extended opcodes.
527 <"ldbrx", "stdbrx">: Enable for POWER7.
528 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
529 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
530 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
531 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
532 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
533 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
534 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
535 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
536 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
537 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
538 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
539 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
540 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
541 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
542 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
543 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
544 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
545 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
546 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
547 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
548 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
549 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
550 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
551 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
552 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
553 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
554 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
555 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
556 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
557 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
558 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
559 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
560 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
561 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
562 "xxspltw", "xxswapd">: Add VSX opcodes.
563
4c664d7b
L
5642009-02-23 H.J. Lu <hongjiu.lu@intel.com>
565
566 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
567 (operand_types): Remove Vex_Imm4.
568
569 * i386-opc.h (Vex_Imm4): Removed.
570 (OTMax): Updated.
571 (i386_operand_type): Remove vex_imm4.
572
573 * i386-opc.tbl: Remove Vex_Imm4 comments.
574 * i386-init.h: Regenerated.
575 * i386-tbl.h: Likewise.
576
4ce8808b
RE
5772009-02-23 Richard Earnshaw <rearnsha@arm.com>
578
579 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
580 vq{r}shr{u}n.s64 insnstructions.
581
0e55be16
PB
5822009-02-19 Peter Bergner <bergner@vnet.ibm.com>
583
584 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
585 operand to be a float point register (FRT/FRS).
586
b1c9882d
AN
5872009-02-18 Adam Nemet <anemet@caviumnetworks.com>
588
589 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
590 dmfc2 and dmtc2 before the architecture-level variants.
591
137f2437
NC
5922009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
593
594 * fr30-opc.c: Regenerate.
595 * frv-opc.c: Regenerate.
596 * ip2k-opc.c: Regenerate.
597 * iq2000-opc.c: Regenerate.
598 * lm32-opc.c: Regenerate.
599 * m32c-opc.c: Regenerate.
600 * m32r-opc.c: Regenerate.
601 * mep-opc.c: Regenerate.
602 * mt-opc.c: Regenerate.
603 * xc16x-opc.c: Regenerate.
604 * xstormy16-opc.c: Regenerate.
605 * tic54x-dis.c (print_instruction): Avoid compiler warning on
606 sprintf call.
607
87298967
NS
6082009-02-12 Nathan Sidwell <nathan@codesourcery.com>
609
610 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
611
80890a61
PB
6122009-02-05 Peter Bergner <bergner@vnet.ibm.com>
613
614 * ppc-opc.c: Update copyright year.
615 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
616 ordering for POWER4 and later and use the correct Server ordering.
617
ce2f5b3c
L
6182009-02-04 H.J. Lu <hongjiu.lu@intel.com>
619
620 AVX Programming Reference (January, 2009)
621 * i386-dis.c (PREFIX_VEX_3A44): New.
622 (VEX_LEN_3A44_P_2): Likewise.
623 (PREFIX_VEX_3A48): Updated.
624 (VEX_LEN_3A4C_P_2): Likewise.
625 (prefix_table): Add PREFIX_VEX_3A44.
626 (vex_table): Likewise.
627 (vex_len_table): Add VEX_LEN_3A44_P_2.
628
629 * i386-opc.tbl: Add PCLMUL + AVX instructions.
630 * i386-tbl.h: Regenerated.
631
52b6b6b9
JM
6322009-02-03 Sandip Matte <sandip@rmicorp.com>
633
634 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
635 (mips_arch_choices): Add XLR entry.
636 * mips-opc.c (XLR): Define.
637 (mips_builtin_opcodes): Add XLR instructions.
638
31dd3154
JM
6392009-02-03 Carlos O'Donell <carlos@codesourcery.com>
640
641 * Makefile.am: Add install-pdf target.
642 * po/Make-in: Add install-pdf target.
643 * Makefile.in: Regenerate.
644
c1a0a41f
DD
6452009-02-02 DJ Delorie <dj@redhat.com>
646
647 * mep-asm.c: Regenerate.
648 * mep-desc.c: Regenerate.
649 * mep-desc.h: Regenerate.
650 * mep-dis.c: Regenerate.
651 * mep-ibld.c: Regenerate.
652 * mep-opc.c: Regenerate.
653 * mep-opc.h: Regenerate.
654
087b80de
JM
6552009-01-29 Mark Mitchell <mark@codesourcery.com>
656
657 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
658 qsub, and qdsub.
659
159073e6
NC
6602009-01-28 Chao-ying Fu <fu@mips.com>
661
662 * mips-opc.c (suxc1): Add the flag of FP_D.
663
6f3b91a6
AM
6642009-01-20 Alan Modra <amodra@bigpond.net.au>
665
666 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
667 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
668 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
669 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
670 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
671 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
672 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
673 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
674
29670fb9
AM
6752009-01-16 Alan Modra <amodra@bigpond.net.au>
676
677 * configure.in (commonbfdlib): Delete.
678 (SHARED_LIBADD): Add pic libiberty if such is available.
679 * configure: Regenerate.
680 * po/POTFILES.in: Regenerate.
681
21169fcf
PB
6822009-01-14 Peter Bergner <bergner@vnet.ibm.com>
683
684 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
685 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
686 operand form and enable the four operand form for POWER6 and later.
687 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
688 three operand form for POWER6 and later.
689
4ca47a51
MF
6902009-01-14 Mike Frysinger <vapier@gentoo.org>
691
692 * bfin-dis.c (OUTS): Use "%s" as format string.
693
8acd5377
L
6942009-01-13 H.J. Lu <hongjiu.lu@intel.com>
695
696 * i386-gen.c (cpu_flag_init): Remove a white space.
697 (operand_type_init): Likewise.
698
c1ec1875
L
6992009-01-12 H.J. Lu <hongjiu.lu@intel.com>
700
701 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
702 * i386-tbl.h: Regenerated.
703
c7532693
L
7042009-01-12 H.J. Lu <hongjiu.lu@intel.com>
705
706 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
707 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
708 subS, xorS and cmpS.
709
bd5295b2
L
7102009-01-10 H.J. Lu <hongjiu.lu@intel.com>
711
712 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
713 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
714 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
715 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
716 and CpuSYSCALL.
717 (lineno): Removed.
718 (set_bitfield): Take an argument, lineno. Don't report lineno
719 on error if it is -1.
720 (process_i386_cpu_flag): Take an argument, lineno.
721 (process_i386_opcode_modifier): Likewise.
722 (process_i386_operand_type): Likewise.
723 (output_i386_opcode): Likewise.
724 (opcode_hash_entry): Add lineno.
725 (process_i386_opcodes): Updated.
726 (process_i386_registers): Likewise.
727 (process_i386_initializers): Likewise.
728
729 * i386-opc.h (CpuP4): Removed.
730 (CpuK6): Likewise.
731 (CpuK8): Likewise.
732 (CpuClflush): New.
733 (CpuSYSCALL): Likewise.
734 (CpuMMX): Updated.
735 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
736 cpuclflush and cpusyscall.
737
738 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
739 syscall and sysret.
740 * i386-init.h: Regenerated.
741 * i386-tbl.h: Likewise.
742
1b7f3fb0
L
7432009-01-09 H.J. Lu <hongjiu.lu@intel.com>
744
745 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
746 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
747 (cpu_flags): Add CpuRdtscp.
748 (set_bitfield): Remove CpuSledgehammer check.
749
750 * i386-opc.h (CpuRdtscp): New.
751 (CpuLM): Updated.
752 (i386_cpu_flags): Add cpurdtscp.
753
754 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
755 * i386-init.h: Regenerated.
756 * i386-tbl.h: Likewise.
757
1cb0a767
PB
7582009-01-09 Peter Bergner <bergner@vnet.ibm.com>
759
760 * ppc-opc.c (PPCNONE): Define.
761 (NOPOWER4): Delete.
762 (powerpc_opcodes): Initialize the new "deprecated" field.
763
168e3097
L
7642009-01-06 H.J. Lu <hongjiu.lu@intel.com>
765
766 AVX Programming Reference (December, 2008)
767 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
768 (VEX_LEN_E7_P_2_M_0): Likewise.
769 (VEX_LEN_2C_P_1): Updated.
770 (VEX_LEN_E8_P_2): Likewise.
771 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
772 (mod_table): Likewise.
773
774 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
775 * i386-tbl.h: Regenerated.
776
22da050b
L
7772009-01-05 H.J. Lu <hongjiu.lu@intel.com>
778
779 * i386-gen.c (process_copyright): Update for 2009.
780
781 * i386-init.h: Regenerated.
782 * i386-tbl.h: Likewise.
783
0bfee649 7842009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 785
0bfee649
L
786 AVX Programming Reference (December, 2008)
787 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 788 (OP_EX_VexW): Likewise.
0bfee649 789 (OP_EX_VexImmW): Likewise.
c0f3af97 790 (OP_XMM_VexW): Likewise.
c0f3af97 791 (VEXI4_Fixup): Likewise.
c0f3af97 792 (VPERMIL2_Fixup): Likewise.
c0f3af97 793 (VexI4): Likewise.
0bfee649
L
794 (VexFMA): Likewise.
795 (Vex128FMA): Likewise.
c0f3af97
L
796 (EXVexW): Likewise.
797 (EXdVexW): Likewise.
798 (EXqVexW): Likewise.
0bfee649 799 (EXVexImmW): Likewise.
c0f3af97 800 (XMVexW): Likewise.
c0f3af97 801 (VPERMIL2): Likewise.
0bfee649
L
802 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
803 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
804 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
805 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
806 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
807 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
808 (get_vex_imm8): Likewise.
809 (OP_EX_VexReg): Likewise.
810 vpermil2_op): Likewise.
811 (EXVexWdq): New.
812 (vex_w_dq_mode): Likewise.
813 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
814 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
815 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
816 (es_reg): Updated.
817 (PREFIX_VEX_38DB): Likewise.
818 (PREFIX_VEX_3A4A): Likewise.
819 (PREFIX_VEX_3A60): Likewise.
820 (PREFIX_VEX_3ADF): Likewise.
821 (VEX_LEN_3ADF_P_2): Likewise.
822 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
823 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
824 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
825 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
826 PREFIX_VEX_3896...PREFIX_VEX_389F,
827 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
828 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 829 (vex_table): Likewise.
0bfee649
L
830 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
831 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
832 (putop): Support "%XW".
833 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 834
0bfee649 835 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 836
0bfee649
L
837 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
838 instructions. Add new FMA instructions.
28dbc079
L
839 * i386-tbl.h: Regenerated.
840
0bfee649 8412009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 842
0bfee649
L
843 * or32-opc.c (or32_print_register, or32_print_immediate,
844 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 845
0bfee649 846For older changes see ChangeLog-2008
252b5132
RH
847\f
848Local Variables:
2f6d2f85
NC
849mode: change-log
850left-margin: 8
851fill-column: 74
252b5132
RH
852version-control: never
853End:
This page took 0.934662 seconds and 4 git commands to generate.