projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
merge from gcc
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
d34b5006
L		 12009-03-26 H.J. Lu <hongjiu.lu@intel.com>
2
3 * i386-dis.c (get_valid_dis386): Abort on unhandled table.
4
8d25cc3d
AM		 52009-03-18 Alan Modra <amodra@bigpond.net.au>
6
3889c459 7 * cgen-opc.c: Include alloca-conf.h rather than alloca.h.
8d25cc3d
AM		 8 * Makefile.am: Run "make dep-am".
9 * Makefile.in: Regenerate.
10 * openrisc-opc.c: Regenerate.
11
34dd024a
NC		 122009-03-10 Nick Clifton <nickc@redhat.com>
13
14 * po/id.po: Updated Indonesian translation.
15
69fe9ce5
AM		 162009-03-10 Alan Modra <amodra@bigpond.net.au>
17
18 * ppc-dis.c: Include "opintl.h".
19 (struct ppc_mopt, ppc_opts): New.
20 (ppc_parse_cpu): New function.
21 (powerpc_init_dialect): Use it.
22 (print_ppc_disassembler_options): Dump options from ppc_opts.
23 Internationalize message.
24
d11fd249
NC		 252009-03-06 Nick Clifton <nickc@redhat.com>
26
27 * po/es.po: Updated Spanish translation.
28
51dec227
AM		 292009-03-04 Alan Modra <amodra@bigpond.net.au>
30
31 PR 6768
32 * configure.in: Test for ld --as-needed support. Link shared
33 libopcodes against libm.
34 * configure: Regenerate.
35
c72ab5f2
PB		 362009-03-03 Peter Bergner <bergner@vnet.ibm.com>
37
38 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
39 instructions from newer processors are listed before older ones.
40
a1f7ca36
AM		 412009-03-03 Alan Modra <amodra@bigpond.net.au>
42
43 * Makefile.am: Run "make dep-am".
44 (HFILES): Move lm32-desc.h and lm32-opc.h from..
45 (CFILES): ..here.
46 * Makefile.in: Regenerate.
47
c3b7224a
NC		 482009-03-02 Qinwei <qinwei@sunnorth.com.cn>
49
50 * score7-dis.c: New file.
51 * Makefile.am: Add dependencies for score7-dis.c.
52 * Makefile.in: Regenerate.
53 * configure.in: Add score7-dis to score files.
54 * configure: Regenerate.
55 * score-dis.c: Add support for score7 architecture.
56 * score-opc.h: Likewise.
57
58e24671
RW		 582009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
59
60 * configure: Regenerate.
61
d6f574e0
L		 622009-02-27 H.J. Lu <hongjiu.lu@intel.com>
63
64 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
65
066be9f7
PB		 662009-02-26 Peter Bergner <bergner@vnet.ibm.com>
67
68 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
69 the power7 and the isel instructions.
70 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
71 (insert_dm, extract_dm): Likewise.
72 (XB6): Update comment to include XX2 form.
73 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
74 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
75 (RemoveXX3DM): Delete.
76 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
77 "mftgpr">: Deprecate for POWER7.
78 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
79 "frsqrte.">: Deprecate the three operand form and enable the two
80 operand form for POWER7 and later.
81 <"wait">: Extend to accept optional parameter. Enable for POWER7.
82 <"waitsrv", "waitimpl">: Add extended opcodes.
83 <"ldbrx", "stdbrx">: Enable for POWER7.
84 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
85 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
86 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
87 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
88 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
89 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
90 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
91 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
92 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
93 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
94 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
95 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
96 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
97 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
98 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
99 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
100 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
101 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
102 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
103 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
104 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
105 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
106 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
107 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
108 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
109 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
110 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
111 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
112 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
113 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
114 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
115 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
116 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
117 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
118 "xxspltw", "xxswapd">: Add VSX opcodes.
119
4c664d7b
L		 1202009-02-23 H.J. Lu <hongjiu.lu@intel.com>
121
122 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
123 (operand_types): Remove Vex_Imm4.
124
125 * i386-opc.h (Vex_Imm4): Removed.
126 (OTMax): Updated.
127 (i386_operand_type): Remove vex_imm4.
128
129 * i386-opc.tbl: Remove Vex_Imm4 comments.
130 * i386-init.h: Regenerated.
131 * i386-tbl.h: Likewise.
132
4ce8808b
RE		 1332009-02-23 Richard Earnshaw <rearnsha@arm.com>
134
135 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
136 vq{r}shr{u}n.s64 insnstructions.
137
0e55be16
PB		 1382009-02-19 Peter Bergner <bergner@vnet.ibm.com>
139
140 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
141 operand to be a float point register (FRT/FRS).
142
b1c9882d
AN		 1432009-02-18 Adam Nemet <anemet@caviumnetworks.com>
144
145 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
146 dmfc2 and dmtc2 before the architecture-level variants.
147
137f2437
NC		 1482009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
149
150 * fr30-opc.c: Regenerate.
151 * frv-opc.c: Regenerate.
152 * ip2k-opc.c: Regenerate.
153 * iq2000-opc.c: Regenerate.
154 * lm32-opc.c: Regenerate.
155 * m32c-opc.c: Regenerate.
156 * m32r-opc.c: Regenerate.
157 * mep-opc.c: Regenerate.
158 * mt-opc.c: Regenerate.
159 * xc16x-opc.c: Regenerate.
160 * xstormy16-opc.c: Regenerate.
161 * tic54x-dis.c (print_instruction): Avoid compiler warning on
162 sprintf call.
163
87298967
NS		 1642009-02-12 Nathan Sidwell <nathan@codesourcery.com>
165
166 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
167
80890a61
PB		 1682009-02-05 Peter Bergner <bergner@vnet.ibm.com>
169
170 * ppc-opc.c: Update copyright year.
171 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
172 ordering for POWER4 and later and use the correct Server ordering.
173
ce2f5b3c
L		 1742009-02-04 H.J. Lu <hongjiu.lu@intel.com>
175
176 AVX Programming Reference (January, 2009)
177 * i386-dis.c (PREFIX_VEX_3A44): New.
178 (VEX_LEN_3A44_P_2): Likewise.
179 (PREFIX_VEX_3A48): Updated.
180 (VEX_LEN_3A4C_P_2): Likewise.
181 (prefix_table): Add PREFIX_VEX_3A44.
182 (vex_table): Likewise.
183 (vex_len_table): Add VEX_LEN_3A44_P_2.
184
185 * i386-opc.tbl: Add PCLMUL + AVX instructions.
186 * i386-tbl.h: Regenerated.
187
52b6b6b9
JM		 1882009-02-03 Sandip Matte <sandip@rmicorp.com>
189
190 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
191 (mips_arch_choices): Add XLR entry.
192 * mips-opc.c (XLR): Define.
193 (mips_builtin_opcodes): Add XLR instructions.
194
31dd3154
JM		 1952009-02-03 Carlos O'Donell <carlos@codesourcery.com>
196
197 * Makefile.am: Add install-pdf target.
198 * po/Make-in: Add install-pdf target.
199 * Makefile.in: Regenerate.
200
c1a0a41f
DD		 2012009-02-02 DJ Delorie <dj@redhat.com>
202
203 * mep-asm.c: Regenerate.
204 * mep-desc.c: Regenerate.
205 * mep-desc.h: Regenerate.
206 * mep-dis.c: Regenerate.
207 * mep-ibld.c: Regenerate.
208 * mep-opc.c: Regenerate.
209 * mep-opc.h: Regenerate.
210
087b80de
JM		 2112009-01-29 Mark Mitchell <mark@codesourcery.com>
212
213 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
214 qsub, and qdsub.
215
159073e6
NC		 2162009-01-28 Chao-ying Fu <fu@mips.com>
217
218 * mips-opc.c (suxc1): Add the flag of FP_D.
219
6f3b91a6
AM		 2202009-01-20 Alan Modra <amodra@bigpond.net.au>
221
222 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
223 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
224 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
225 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
226 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
227 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
228 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
229 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
230
29670fb9
AM		 2312009-01-16 Alan Modra <amodra@bigpond.net.au>
232
233 * configure.in (commonbfdlib): Delete.
234 (SHARED_LIBADD): Add pic libiberty if such is available.
235 * configure: Regenerate.
236 * po/POTFILES.in: Regenerate.
237
21169fcf
PB		 2382009-01-14 Peter Bergner <bergner@vnet.ibm.com>
239
240 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
241 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
242 operand form and enable the four operand form for POWER6 and later.
243 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
244 three operand form for POWER6 and later.
245
4ca47a51
MF		 2462009-01-14 Mike Frysinger <vapier@gentoo.org>
247
248 * bfin-dis.c (OUTS): Use "%s" as format string.
249
8acd5377
L		 2502009-01-13 H.J. Lu <hongjiu.lu@intel.com>
251
252 * i386-gen.c (cpu_flag_init): Remove a white space.
253 (operand_type_init): Likewise.
254
c1ec1875
L		 2552009-01-12 H.J. Lu <hongjiu.lu@intel.com>
256
257 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
258 * i386-tbl.h: Regenerated.
259
c7532693
L		 2602009-01-12 H.J. Lu <hongjiu.lu@intel.com>
261
262 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
263 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
264 subS, xorS and cmpS.
265
bd5295b2
L		 2662009-01-10 H.J. Lu <hongjiu.lu@intel.com>
267
268 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
269 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
270 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
271 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
272 and CpuSYSCALL.
273 (lineno): Removed.
274 (set_bitfield): Take an argument, lineno. Don't report lineno
275 on error if it is -1.
276 (process_i386_cpu_flag): Take an argument, lineno.
277 (process_i386_opcode_modifier): Likewise.
278 (process_i386_operand_type): Likewise.
279 (output_i386_opcode): Likewise.
280 (opcode_hash_entry): Add lineno.
281 (process_i386_opcodes): Updated.
282 (process_i386_registers): Likewise.
283 (process_i386_initializers): Likewise.
284
285 * i386-opc.h (CpuP4): Removed.
286 (CpuK6): Likewise.
287 (CpuK8): Likewise.
288 (CpuClflush): New.
289 (CpuSYSCALL): Likewise.
290 (CpuMMX): Updated.
291 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
292 cpuclflush and cpusyscall.
293
294 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
295 syscall and sysret.
296 * i386-init.h: Regenerated.
297 * i386-tbl.h: Likewise.
298
1b7f3fb0
L		 2992009-01-09 H.J. Lu <hongjiu.lu@intel.com>
300
301 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
302 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
303 (cpu_flags): Add CpuRdtscp.
304 (set_bitfield): Remove CpuSledgehammer check.
305
306 * i386-opc.h (CpuRdtscp): New.
307 (CpuLM): Updated.
308 (i386_cpu_flags): Add cpurdtscp.
309
310 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
311 * i386-init.h: Regenerated.
312 * i386-tbl.h: Likewise.
313
1cb0a767
PB		 3142009-01-09 Peter Bergner <bergner@vnet.ibm.com>
315
316 * ppc-opc.c (PPCNONE): Define.
317 (NOPOWER4): Delete.
318 (powerpc_opcodes): Initialize the new "deprecated" field.
319
168e3097
L		 3202009-01-06 H.J. Lu <hongjiu.lu@intel.com>
321
322 AVX Programming Reference (December, 2008)
323 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
324 (VEX_LEN_E7_P_2_M_0): Likewise.
325 (VEX_LEN_2C_P_1): Updated.
326 (VEX_LEN_E8_P_2): Likewise.
327 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
328 (mod_table): Likewise.
329
330 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
331 * i386-tbl.h: Regenerated.
332
22da050b
L		 3332009-01-05 H.J. Lu <hongjiu.lu@intel.com>
334
335 * i386-gen.c (process_copyright): Update for 2009.
336
337 * i386-init.h: Regenerated.
338 * i386-tbl.h: Likewise.
339
0bfee649 3402009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 341
0bfee649
L		 342 AVX Programming Reference (December, 2008)
343 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 344 (OP_EX_VexW): Likewise.
0bfee649 345 (OP_EX_VexImmW): Likewise.
c0f3af97 346 (OP_XMM_VexW): Likewise.
c0f3af97 347 (VEXI4_Fixup): Likewise.
c0f3af97 348 (VPERMIL2_Fixup): Likewise.
c0f3af97 349 (VexI4): Likewise.
0bfee649
L		 350 (VexFMA): Likewise.
351 (Vex128FMA): Likewise.
c0f3af97
L		 352 (EXVexW): Likewise.
353 (EXdVexW): Likewise.
354 (EXqVexW): Likewise.
0bfee649 355 (EXVexImmW): Likewise.
c0f3af97 356 (XMVexW): Likewise.
c0f3af97 357 (VPERMIL2): Likewise.
0bfee649
L		 358 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
359 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
360 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
361 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
362 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
363 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
364 (get_vex_imm8): Likewise.
365 (OP_EX_VexReg): Likewise.
366 vpermil2_op): Likewise.
367 (EXVexWdq): New.
368 (vex_w_dq_mode): Likewise.
369 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
370 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
371 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
372 (es_reg): Updated.
373 (PREFIX_VEX_38DB): Likewise.
374 (PREFIX_VEX_3A4A): Likewise.
375 (PREFIX_VEX_3A60): Likewise.
376 (PREFIX_VEX_3ADF): Likewise.
377 (VEX_LEN_3ADF_P_2): Likewise.
378 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
379 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
380 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
381 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
382 PREFIX_VEX_3896...PREFIX_VEX_389F,
383 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
384 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 385 (vex_table): Likewise.
0bfee649
L		 386 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
387 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
388 (putop): Support "%XW".
389 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 390
0bfee649 391 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 392
0bfee649
L		 393 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
394 instructions. Add new FMA instructions.
28dbc079
L		 395 * i386-tbl.h: Regenerated.
396
0bfee649 3972009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 398
0bfee649
L		 399 * or32-opc.c (or32_print_register, or32_print_immediate,
400 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 401
0bfee649 402For older changes see ChangeLog-2008
252b5132
RH		 403\f
404Local Variables:
2f6d2f85
NC		 405mode: change-log
406left-margin: 8
407fill-column: 74
252b5132
RH		 408version-control: never
409End:
GDB Binutils - Deliverables
This page took 0.721276 seconds and 4 git commands to generate.