cpu/
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
8ae0baa2
RS
12004-03-01 Richard Sandiford <rsandifo@redhat.com>
2
3 * frv-desc.c, frv-opc.c, frv-opc.h: Regenerate.
4
ce11586c
JR
52004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
6
7 * sh-opc.h: Move fsca and fsrra instructions from sh4a to sh4.
8 Also correct mistake in the comment.
9
6a5709a5
JR
102004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
11
12 * sh-dis.c (print_insn_sh): Add REG_N_D nibble type to
13 ensure that double registers have even numbers.
14 Add REG_N_B01 for nn01 (binary 01) nibble to ensure
15 that reserved instruction 0xfffd does not decode the same
16 as 0xfdfd (ftrv).
17 * sh-opc.h: Add REG_N_D nibble type and use it whereever
18 REG_N refers to a double register.
19 Add REG_N_B01 nibble type and use it instead of REG_NM
20 in ftrv.
21 Adjust the bit patterns in a few comments.
22
e5d2b64f
AH
232004-02-25 Aldy Hernandez <aldyh@redhat.com>
24
25 * ppc-opc.c (powerpc_opcodes): Change mask for dcbt and dcbtst.
26
1f04b05f
AH
272004-02-20 Aldy Hernandez <aldyh@redhat.com>
28
29 * ppc-opc.c (powerpc_opcodes): Move mfmcsrr0 before mfdc_dat.
30
2f3b8700
AH
312004-02-20 Aldy Hernandez <aldyh@redhat.com>
32
33 * ppc-opc.c (powerpc_opcodes): Add m*ivor35.
34
f0b26da6
AH
352004-02-20 Aldy Hernandez <aldyh@redhat.com>
36
37 * ppc-opc.c (powerpc_opcodes): Add mfivor32, mfivor33, mfivor34,
38 mtivor32, mtivor33, mtivor34.
39
23d59c56
AH
402004-02-19 Aldy Hernandez <aldyh@redhat.com>
41
f0b26da6 42 * ppc-opc.c (powerpc_opcodes): Add mfmcar.
23d59c56 43
34920d91
NC
442004-02-10 Petko Manolov <petkan@nucleusys.com>
45
46 * arm-opc.h Maverick accumulator register opcode fixes.
47
44d86481
BE
482004-02-13 Ben Elliston <bje@wasabisystems.com>
49
50 * m32r-dis.c: Regenerate.
51
17707c23
MS
522004-01-27 Michael Snyder <msnyder@redhat.com>
53
54 * sh-opc.h (sh_table): "fsrra", not "fssra".
55
fe3a9bc4
NC
562004-01-23 Andrew Over <andrew.over@cs.anu.edu.au>
57
58 * sparc-opc.c (fdtox, fstox, fqtox, fxtod, fxtos, fxtoq): Tighten
59 contraints.
60
ff24f124
JJ
612004-01-19 Andrew Over <andrew.over@cs.anu.edu.au>
62
63 * sparc-opc.c (sparc_opcodes) <f[dsq]tox, fxto[dsq]>: Fix args.
64
a02a862a
AM
652004-01-19 Alan Modra <amodra@bigpond.net.au>
66
67 * i386-dis.c (OP_E): Print scale factor on intel mode sib when not
68 1. Don't print scale factor on AT&T mode when index missing.
69
d164ea7f
AO
702004-01-16 Alexandre Oliva <aoliva@redhat.com>
71
72 * m10300-opc.c (mov): 8- and 24-bit immediates are zero-extended
73 when loaded into XR registers.
74
cb10e79a
RS
752004-01-14 Richard Sandiford <rsandifo@redhat.com>
76
77 * frv-desc.h: Regenerate.
78 * frv-desc.c: Regenerate.
79 * frv-opc.c: Regenerate.
80
f532f3fa
MS
812004-01-13 Michael Snyder <msnyder@redhat.com>
82
83 * sh-dis.c (print_insn_sh): Allocate 4 bytes for insn.
84
e45d0630
PB
852004-01-09 Paul Brook <paul@codesourcery.com>
86
87 * arm-opc.h (arm_opcodes): Move generic mcrr after known
88 specific opcodes.
89
3ba7a1aa
DJ
902004-01-07 Daniel Jacobowitz <drow@mvista.com>
91
92 * Makefile.am (libopcodes_la_DEPENDENCIES)
93 (libopcodes_la_LIBADD): Revert 2003-05-17 change. Add explanatory
94 comment about the problem.
95 * Makefile.in: Regenerate.
96
ba2d3f07
AO
972004-01-06 Alexandre Oliva <aoliva@redhat.com>
98
99 2003-12-19 Alexandre Oliva <aoliva@redhat.com>
100 * frv-asm.c (parse_ulo16, parse_uhi16, parse_d12): Fix some
101 cut&paste errors in shifting/truncating numerical operands.
102 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
103 * frv-asm.c (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
104 (parse_uslo16): Likewise.
105 (parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
106 (parse_d12): Parse gotoff12 and gotofffuncdesc12.
107 (parse_s12): Likewise.
108 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
109 * frv-asm.c (parse_ulo16): Parse gotlo and gotfuncdesclo.
110 (parse_uslo16): Likewise.
111 (parse_uhi16): Parse gothi and gotfuncdeschi.
112 (parse_d12): Parse got12 and gotfuncdesc12.
113 (parse_s12): Likewise.
114
3ab48931
NC
1152004-01-02 Albert Bartoszko <albar@nt.kegel.com.pl>
116
117 * msp430-dis.c (msp430_doubleoperand): Check for an 'add'
118 instruction which looks similar to an 'rla' instruction.
a0bd404e 119
c9e214e5 120For older changes see ChangeLog-0203
252b5132
RH
121\f
122Local Variables:
2f6d2f85
NC
123mode: change-log
124left-margin: 8
125fill-column: 74
252b5132
RH
126version-control: never
127End:
This page took 0.248147 seconds and 4 git commands to generate.