2004-03-02 H.J. Lu <hongjiu.lu@intel.com>
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
676a64f4
RS
12004-03-01 Richard Sandiford <rsandifo@redhat.com>
2
3 * frv-asm.c: Regenerate.
4 * frv-desc.c: Regenerate.
5 * frv-desc.h: Regenerate.
6 * frv-dis.c: Regenerate.
7 * frv-ibld.c: Regenerate.
8 * frv-opc.c: Regenerate.
9 * frv-opc.h: Regenerate.
10
c7a48b9a
RS
112004-03-01 Richard Sandiford <rsandifo@redhat.com>
12
13 * frv-desc.c, frv-opc.c: Regenerate.
14
8ae0baa2
RS
152004-03-01 Richard Sandiford <rsandifo@redhat.com>
16
17 * frv-desc.c, frv-opc.c, frv-opc.h: Regenerate.
18
ce11586c
JR
192004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
20
21 * sh-opc.h: Move fsca and fsrra instructions from sh4a to sh4.
22 Also correct mistake in the comment.
23
6a5709a5
JR
242004-02-26 Andrew Stubbs <andrew.stubbs@superh.com>
25
26 * sh-dis.c (print_insn_sh): Add REG_N_D nibble type to
27 ensure that double registers have even numbers.
28 Add REG_N_B01 for nn01 (binary 01) nibble to ensure
29 that reserved instruction 0xfffd does not decode the same
30 as 0xfdfd (ftrv).
31 * sh-opc.h: Add REG_N_D nibble type and use it whereever
32 REG_N refers to a double register.
33 Add REG_N_B01 nibble type and use it instead of REG_NM
34 in ftrv.
35 Adjust the bit patterns in a few comments.
36
e5d2b64f
AH
372004-02-25 Aldy Hernandez <aldyh@redhat.com>
38
39 * ppc-opc.c (powerpc_opcodes): Change mask for dcbt and dcbtst.
40
1f04b05f
AH
412004-02-20 Aldy Hernandez <aldyh@redhat.com>
42
43 * ppc-opc.c (powerpc_opcodes): Move mfmcsrr0 before mfdc_dat.
44
2f3b8700
AH
452004-02-20 Aldy Hernandez <aldyh@redhat.com>
46
47 * ppc-opc.c (powerpc_opcodes): Add m*ivor35.
48
f0b26da6
AH
492004-02-20 Aldy Hernandez <aldyh@redhat.com>
50
51 * ppc-opc.c (powerpc_opcodes): Add mfivor32, mfivor33, mfivor34,
52 mtivor32, mtivor33, mtivor34.
53
23d59c56
AH
542004-02-19 Aldy Hernandez <aldyh@redhat.com>
55
f0b26da6 56 * ppc-opc.c (powerpc_opcodes): Add mfmcar.
23d59c56 57
34920d91
NC
582004-02-10 Petko Manolov <petkan@nucleusys.com>
59
60 * arm-opc.h Maverick accumulator register opcode fixes.
61
44d86481
BE
622004-02-13 Ben Elliston <bje@wasabisystems.com>
63
64 * m32r-dis.c: Regenerate.
65
17707c23
MS
662004-01-27 Michael Snyder <msnyder@redhat.com>
67
68 * sh-opc.h (sh_table): "fsrra", not "fssra".
69
fe3a9bc4
NC
702004-01-23 Andrew Over <andrew.over@cs.anu.edu.au>
71
72 * sparc-opc.c (fdtox, fstox, fqtox, fxtod, fxtos, fxtoq): Tighten
73 contraints.
74
ff24f124
JJ
752004-01-19 Andrew Over <andrew.over@cs.anu.edu.au>
76
77 * sparc-opc.c (sparc_opcodes) <f[dsq]tox, fxto[dsq]>: Fix args.
78
a02a862a
AM
792004-01-19 Alan Modra <amodra@bigpond.net.au>
80
81 * i386-dis.c (OP_E): Print scale factor on intel mode sib when not
82 1. Don't print scale factor on AT&T mode when index missing.
83
d164ea7f
AO
842004-01-16 Alexandre Oliva <aoliva@redhat.com>
85
86 * m10300-opc.c (mov): 8- and 24-bit immediates are zero-extended
87 when loaded into XR registers.
88
cb10e79a
RS
892004-01-14 Richard Sandiford <rsandifo@redhat.com>
90
91 * frv-desc.h: Regenerate.
92 * frv-desc.c: Regenerate.
93 * frv-opc.c: Regenerate.
94
f532f3fa
MS
952004-01-13 Michael Snyder <msnyder@redhat.com>
96
97 * sh-dis.c (print_insn_sh): Allocate 4 bytes for insn.
98
e45d0630
PB
992004-01-09 Paul Brook <paul@codesourcery.com>
100
101 * arm-opc.h (arm_opcodes): Move generic mcrr after known
102 specific opcodes.
103
3ba7a1aa
DJ
1042004-01-07 Daniel Jacobowitz <drow@mvista.com>
105
106 * Makefile.am (libopcodes_la_DEPENDENCIES)
107 (libopcodes_la_LIBADD): Revert 2003-05-17 change. Add explanatory
108 comment about the problem.
109 * Makefile.in: Regenerate.
110
ba2d3f07
AO
1112004-01-06 Alexandre Oliva <aoliva@redhat.com>
112
113 2003-12-19 Alexandre Oliva <aoliva@redhat.com>
114 * frv-asm.c (parse_ulo16, parse_uhi16, parse_d12): Fix some
115 cut&paste errors in shifting/truncating numerical operands.
116 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
117 * frv-asm.c (parse_ulo16): Parse gotofflo and gotofffuncdesclo.
118 (parse_uslo16): Likewise.
119 (parse_uhi16): Parse gotoffhi and gotofffuncdeschi.
120 (parse_d12): Parse gotoff12 and gotofffuncdesc12.
121 (parse_s12): Likewise.
122 2003-08-04 Alexandre Oliva <aoliva@redhat.com>
123 * frv-asm.c (parse_ulo16): Parse gotlo and gotfuncdesclo.
124 (parse_uslo16): Likewise.
125 (parse_uhi16): Parse gothi and gotfuncdeschi.
126 (parse_d12): Parse got12 and gotfuncdesc12.
127 (parse_s12): Likewise.
128
3ab48931
NC
1292004-01-02 Albert Bartoszko <albar@nt.kegel.com.pl>
130
131 * msp430-dis.c (msp430_doubleoperand): Check for an 'add'
132 instruction which looks similar to an 'rla' instruction.
a0bd404e 133
c9e214e5 134For older changes see ChangeLog-0203
252b5132
RH
135\f
136Local Variables:
2f6d2f85
NC
137mode: change-log
138left-margin: 8
139fill-column: 74
252b5132
RH
140version-control: never
141End:
This page took 0.23822 seconds and 4 git commands to generate.