projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
arc: Implement NPS-400 dcmac instruction
[deliverable/binutils-gdb.git] / opcodes / arc-opc.c
CommitLineData
252b5132 1/* Opcode table for the ARC.
6f2750fe 2 Copyright (C) 1994-2016 Free Software Foundation, Inc.
886a2506
NC		 3
4 Contributed by Claudiu Zissulescu (claziss@synopsys.com)
bcee8eb8 5
9b201bb5
NC		 6 This file is part of libopcodes.
7
8 This library is free software; you can redistribute it and/or modify
252b5132 9 it under the terms of the GNU General Public License as published by
9b201bb5 10 the Free Software Foundation; either version 3, or (at your option)
252b5132
RH		 11 any later version.
12
9b201bb5
NC		 13 It is distributed in the hope that it will be useful, but WITHOUT
14 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
16 License for more details.
252b5132
RH		 17
18 You should have received a copy of the GNU General Public License
0d2bcfaf 19 along with this program; if not, write to the Free Software Foundation,
f4321104 20 Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
252b5132 21
5bd67f35 22#include "sysdep.h"
252b5132 23#include <stdio.h>
d943fe33 24#include "bfd.h"
252b5132 25#include "opcode/arc.h"
47b0e7ad 26#include "opintl.h"
886a2506 27#include "libiberty.h"
252b5132 28
e23e8ebe 29/* ARC NPS400 Support: The ARC NPS400 core is an ARC700 with some custom
ce440d63 30 instructions. All NPS400 features are built into all ARC target builds as
e23e8ebe
AB		 31 this reduces the chances that regressions might creep in. */
32
886a2506 33/* Insert RB register into a 32-bit opcode. */
bdfe53e3
AB		 34static unsigned long long
35insert_rb (unsigned long long insn,
36 long long int value,
886a2506 37 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 38{
886a2506
NC		 39 return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);
40}
0d2bcfaf 41
bdfe53e3
AB		 42static long long int
43extract_rb (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 44 bfd_boolean * invalid ATTRIBUTE_UNUSED)
45{
46 int value = (((insn >> 12) & 0x07) << 3) | ((insn >> 24) & 0x07);
0d2bcfaf 47
886a2506
NC		 48 if (value == 0x3e && invalid)
49 *invalid = TRUE; /* A limm operand, it should be extracted in a
50 different way. */
252b5132 51
886a2506
NC		 52 return value;
53}
252b5132 54
bdfe53e3
AB		 55static unsigned long long
56insert_rad (unsigned long long insn,
57 long long int value,
886a2506
NC		 58 const char **errmsg ATTRIBUTE_UNUSED)
59{
60 if (value & 0x01)
61 *errmsg = _("Improper register value.");
0d2bcfaf 62
886a2506
NC		 63 return insn | (value & 0x3F);
64}
0d2bcfaf 65
bdfe53e3
AB		 66static unsigned long long
67insert_rcd (unsigned long long insn,
68 long long int value,
886a2506
NC		 69 const char **errmsg ATTRIBUTE_UNUSED)
70{
71 if (value & 0x01)
72 *errmsg = _("Improper register value.");
0d2bcfaf 73
886a2506
NC		 74 return insn | ((value & 0x3F) << 6);
75}
252b5132 76
886a2506 77/* Dummy insert ZERO operand function. */
252b5132 78
bdfe53e3
AB		 79static unsigned long long
80insert_za (unsigned long long insn,
81 long long int value,
886a2506
NC		 82 const char **errmsg)
83{
84 if (value)
85 *errmsg = _("operand is not zero");
86 return insn;
87}
252b5132 88
886a2506
NC		 89/* Insert Y-bit in bbit/br instructions. This function is called only
90 when solving fixups. */
252b5132 91
bdfe53e3
AB		 92static unsigned long long
93insert_Ybit (unsigned long long insn,
94 long long int value,
886a2506
NC		 95 const char **errmsg ATTRIBUTE_UNUSED)
96{
97 if (value > 0)
98 insn |= 0x08;
252b5132 99
886a2506
NC		 100 return insn;
101}
252b5132 102
886a2506
NC		 103/* Insert Y-bit in bbit/br instructions. This function is called only
104 when solving fixups. */
252b5132 105
bdfe53e3
AB		 106static unsigned long long
107insert_NYbit (unsigned long long insn,
108 long long int value,
886a2506
NC		 109 const char **errmsg ATTRIBUTE_UNUSED)
110{
111 if (value < 0)
112 insn |= 0x08;
0d2bcfaf 113
886a2506
NC		 114 return insn;
115}
252b5132 116
886a2506 117/* Insert H register into a 16-bit opcode. */
252b5132 118
bdfe53e3
AB		 119static unsigned long long
120insert_rhv1 (unsigned long long insn,
121 long long int value,
886a2506
NC		 122 const char **errmsg ATTRIBUTE_UNUSED)
123{
124 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x07);
125}
252b5132 126
bdfe53e3
AB		 127static long long int
128extract_rhv1 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 129 bfd_boolean * invalid ATTRIBUTE_UNUSED)
130{
02f3be19 131 int value = ((insn & 0x7) << 3) | ((insn >> 5) & 0x7);
252b5132 132
886a2506
NC		 133 return value;
134}
252b5132 135
886a2506 136/* Insert H register into a 16-bit opcode. */
252b5132 137
bdfe53e3
AB		 138static unsigned long long
139insert_rhv2 (unsigned long long insn,
140 long long int value,
886a2506 141 const char **errmsg)
0d2bcfaf 142{
886a2506
NC		 143 if (value == 0x1E)
144 *errmsg =
145 _("Register R30 is a limm indicator for this type of instruction.");
146 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x03);
147}
252b5132 148
bdfe53e3
AB		 149static long long int
150extract_rhv2 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 151 bfd_boolean * invalid ATTRIBUTE_UNUSED)
152{
153 int value = ((insn >> 5) & 0x07) | ((insn & 0x03) << 3);
0d2bcfaf 154
886a2506
NC		 155 return value;
156}
0d2bcfaf 157
bdfe53e3
AB		 158static unsigned long long
159insert_r0 (unsigned long long insn,
160 long long int value,
886a2506
NC		 161 const char **errmsg ATTRIBUTE_UNUSED)
162{
163 if (value != 0)
164 *errmsg = _("Register must be R0.");
47b0e7ad
NC		 165 return insn;
166}
252b5132 167
bdfe53e3
AB		 168static long long int
169extract_r0 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 170 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 171{
886a2506 172 return 0;
47b0e7ad 173}
252b5132 174
252b5132 175
bdfe53e3
AB		 176static unsigned long long
177insert_r1 (unsigned long long insn,
178 long long int value,
886a2506 179 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 180{
886a2506
NC		 181 if (value != 1)
182 *errmsg = _("Register must be R1.");
47b0e7ad 183 return insn;
252b5132
RH		 184}
185
bdfe53e3
AB		 186static long long int
187extract_r1 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 188 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 189{
886a2506 190 return 1;
252b5132
RH		 191}
192
bdfe53e3
AB		 193static unsigned long long
194insert_r2 (unsigned long long insn,
195 long long int value,
886a2506 196 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 197{
886a2506
NC		 198 if (value != 2)
199 *errmsg = _("Register must be R2.");
47b0e7ad 200 return insn;
252b5132
RH		 201}
202
bdfe53e3
AB		 203static long long int
204extract_r2 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 205 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 206{
886a2506 207 return 2;
252b5132
RH		 208}
209
bdfe53e3
AB		 210static unsigned long long
211insert_r3 (unsigned long long insn,
212 long long int value,
886a2506 213 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 214{
886a2506
NC		 215 if (value != 3)
216 *errmsg = _("Register must be R3.");
47b0e7ad 217 return insn;
0d2bcfaf
NC		 218}
219
bdfe53e3
AB		 220static long long int
221extract_r3 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 222 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 223{
886a2506 224 return 3;
0d2bcfaf
NC		 225}
226
bdfe53e3
AB		 227static unsigned long long
228insert_sp (unsigned long long insn,
229 long long int value,
886a2506 230 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 231{
886a2506
NC		 232 if (value != 28)
233 *errmsg = _("Register must be SP.");
252b5132
RH		 234 return insn;
235}
236
bdfe53e3
AB		 237static long long int
238extract_sp (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 239 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 240{
886a2506 241 return 28;
0d2bcfaf
NC		 242}
243
bdfe53e3
AB		 244static unsigned long long
245insert_gp (unsigned long long insn,
246 long long int value,
886a2506 247 const char **errmsg ATTRIBUTE_UNUSED)
0d2bcfaf 248{
886a2506
NC		 249 if (value != 26)
250 *errmsg = _("Register must be GP.");
251 return insn;
0d2bcfaf
NC		 252}
253
bdfe53e3
AB		 254static long long int
255extract_gp (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 256 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 257{
886a2506 258 return 26;
0d2bcfaf
NC		 259}
260
bdfe53e3
AB		 261static unsigned long long
262insert_pcl (unsigned long long insn,
263 long long int value,
886a2506 264 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 265{
886a2506
NC		 266 if (value != 63)
267 *errmsg = _("Register must be PCL.");
252b5132
RH		 268 return insn;
269}
270
bdfe53e3
AB		 271static long long int
272extract_pcl (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 273 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 274{
886a2506 275 return 63;
0d2bcfaf
NC		 276}
277
bdfe53e3
AB		 278static unsigned long long
279insert_blink (unsigned long long insn,
280 long long int value,
886a2506 281 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 282{
886a2506
NC		 283 if (value != 31)
284 *errmsg = _("Register must be BLINK.");
252b5132
RH		 285 return insn;
286}
287
bdfe53e3
AB		 288static long long int
289extract_blink (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 290 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 291{
886a2506 292 return 31;
0d2bcfaf
NC		 293}
294
bdfe53e3
AB		 295static unsigned long long
296insert_ilink1 (unsigned long long insn,
297 long long int value,
886a2506 298 const char **errmsg ATTRIBUTE_UNUSED)
0d2bcfaf 299{
886a2506
NC		 300 if (value != 29)
301 *errmsg = _("Register must be ILINK1.");
252b5132
RH		 302 return insn;
303}
304
bdfe53e3
AB		 305static long long int
306extract_ilink1 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 307 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 308{
886a2506 309 return 29;
252b5132
RH		 310}
311
bdfe53e3
AB		 312static unsigned long long
313insert_ilink2 (unsigned long long insn,
314 long long int value,
886a2506 315 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 316{
886a2506
NC		 317 if (value != 30)
318 *errmsg = _("Register must be ILINK2.");
252b5132
RH		 319 return insn;
320}
321
bdfe53e3
AB		 322static long long int
323extract_ilink2 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 324 bfd_boolean * invalid ATTRIBUTE_UNUSED)
325{
326 return 30;
327}
252b5132 328
bdfe53e3
AB		 329static unsigned long long
330insert_ras (unsigned long long insn,
331 long long int value,
886a2506 332 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 333{
886a2506 334 switch (value)
0d2bcfaf 335 {
886a2506
NC		 336 case 0:
337 case 1:
338 case 2:
339 case 3:
340 insn |= value;
341 break;
342 case 12:
343 case 13:
344 case 14:
345 case 15:
346 insn |= (value - 8);
347 break;
348 default:
349 *errmsg = _("Register must be either r0-r3 or r12-r15.");
350 break;
0d2bcfaf 351 }
252b5132
RH		 352 return insn;
353}
252b5132 354
bdfe53e3
AB		 355static long long int
356extract_ras (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 357 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 358{
886a2506
NC		 359 int value = insn & 0x07;
360 if (value > 3)
361 return (value + 8);
362 else
363 return value;
47b0e7ad
NC		 364}
365
bdfe53e3
AB		 366static unsigned long long
367insert_rbs (unsigned long long insn,
368 long long int value,
886a2506 369 const char **errmsg ATTRIBUTE_UNUSED)
252b5132 370{
886a2506 371 switch (value)
47b0e7ad 372 {
886a2506
NC		 373 case 0:
374 case 1:
375 case 2:
376 case 3:
377 insn |= value << 8;
378 break;
379 case 12:
380 case 13:
381 case 14:
382 case 15:
383 insn |= ((value - 8)) << 8;
384 break;
385 default:
386 *errmsg = _("Register must be either r0-r3 or r12-r15.");
387 break;
47b0e7ad 388 }
886a2506 389 return insn;
252b5132
RH		 390}
391
bdfe53e3
AB		 392static long long int
393extract_rbs (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 394 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 395{
886a2506
NC		 396 int value = (insn >> 8) & 0x07;
397 if (value > 3)
398 return (value + 8);
399 else
400 return value;
401}
252b5132 402
bdfe53e3
AB		 403static unsigned long long
404insert_rcs (unsigned long long insn,
405 long long int value,
886a2506
NC		 406 const char **errmsg ATTRIBUTE_UNUSED)
407{
408 switch (value)
252b5132 409 {
886a2506
NC		 410 case 0:
411 case 1:
412 case 2:
413 case 3:
414 insn |= value << 5;
415 break;
416 case 12:
417 case 13:
418 case 14:
419 case 15:
420 insn |= ((value - 8)) << 5;
421 break;
422 default:
423 *errmsg = _("Register must be either r0-r3 or r12-r15.");
424 break;
252b5132 425 }
886a2506
NC		 426 return insn;
427}
47b0e7ad 428
bdfe53e3
AB		 429static long long int
430extract_rcs (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 431 bfd_boolean * invalid ATTRIBUTE_UNUSED)
432{
433 int value = (insn >> 5) & 0x07;
434 if (value > 3)
435 return (value + 8);
252b5132 436 else
886a2506
NC		 437 return value;
438}
47b0e7ad 439
bdfe53e3
AB		 440static unsigned long long
441insert_simm3s (unsigned long long insn,
442 long long int value,
886a2506
NC		 443 const char **errmsg ATTRIBUTE_UNUSED)
444{
445 int tmp = 0;
446 switch (value)
47b0e7ad 447 {
886a2506
NC		 448 case -1:
449 tmp = 0x07;
47b0e7ad 450 break;
886a2506
NC		 451 case 0:
452 tmp = 0x00;
453 break;
454 case 1:
455 tmp = 0x01;
47b0e7ad 456 break;
886a2506
NC		 457 case 2:
458 tmp = 0x02;
47b0e7ad 459 break;
886a2506
NC		 460 case 3:
461 tmp = 0x03;
462 break;
463 case 4:
464 tmp = 0x04;
465 break;
466 case 5:
467 tmp = 0x05;
468 break;
469 case 6:
470 tmp = 0x06;
471 break;
472 default:
473 *errmsg = _("Accepted values are from -1 to 6.");
47b0e7ad
NC		 474 break;
475 }
476
886a2506
NC		 477 insn |= tmp << 8;
478 return insn;
47b0e7ad
NC		 479}
480
bdfe53e3
AB		 481static long long int
482extract_simm3s (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 483 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 484{
886a2506
NC		 485 int value = (insn >> 8) & 0x07;
486 if (value == 7)
487 return -1;
47b0e7ad 488 else
886a2506 489 return value;
47b0e7ad
NC		 490}
491
bdfe53e3
AB		 492static unsigned long long
493insert_rrange (unsigned long long insn,
494 long long int value,
886a2506 495 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 496{
886a2506
NC		 497 int reg1 = (value >> 16) & 0xFFFF;
498 int reg2 = value & 0xFFFF;
499 if (reg1 != 13)
500 {
501 *errmsg = _("First register of the range should be r13.");
502 return insn;
503 }
504 if (reg2 < 13 || reg2 > 26)
505 {
506 *errmsg = _("Last register of the range doesn't fit.");
507 return insn;
508 }
509 insn |= ((reg2 - 12) & 0x0F) << 1;
510 return insn;
47b0e7ad
NC		 511}
512
bdfe53e3
AB		 513static long long int
514extract_rrange (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 515 bfd_boolean * invalid ATTRIBUTE_UNUSED)
516{
517 return (insn >> 1) & 0x0F;
518}
47b0e7ad 519
bdfe53e3
AB		 520static unsigned long long
521insert_fpel (unsigned long long insn,
522 long long int value,
886a2506 523 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 524{
886a2506
NC		 525 if (value != 27)
526 {
527 *errmsg = _("Invalid register number, should be fp.");
528 return insn;
529 }
47b0e7ad 530
886a2506
NC		 531 insn |= 0x0100;
532 return insn;
47b0e7ad
NC		 533}
534
bdfe53e3
AB		 535static long long int
536extract_fpel (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 537 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 538{
886a2506 539 return (insn & 0x0100) ? 27 : -1;
47b0e7ad
NC		 540}
541
bdfe53e3
AB		 542static unsigned long long
543insert_blinkel (unsigned long long insn,
544 long long int value,
886a2506 545 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 546{
886a2506 547 if (value != 31)
47b0e7ad 548 {
886a2506
NC		 549 *errmsg = _("Invalid register number, should be blink.");
550 return insn;
47b0e7ad 551 }
47b0e7ad 552
886a2506
NC		 553 insn |= 0x0200;
554 return insn;
47b0e7ad
NC		 555}
556
bdfe53e3
AB		 557static long long int
558extract_blinkel (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 559 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 560{
886a2506
NC		 561 return (insn & 0x0200) ? 31 : -1;
562}
47b0e7ad 563
bdfe53e3
AB		 564static unsigned long long
565insert_pclel (unsigned long long insn,
566 long long int value,
886a2506
NC		 567 const char **errmsg ATTRIBUTE_UNUSED)
568{
569 if (value != 63)
47b0e7ad 570 {
886a2506
NC		 571 *errmsg = _("Invalid register number, should be pcl.");
572 return insn;
47b0e7ad 573 }
47b0e7ad 574
886a2506
NC		 575 insn |= 0x0400;
576 return insn;
577}
47b0e7ad 578
bdfe53e3
AB		 579static long long int
580extract_pclel (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 581 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 582{
886a2506 583 return (insn & 0x0400) ? 63 : -1;
47b0e7ad 584}
47b0e7ad 585
886a2506
NC		 586#define INSERT_W6
587/* mask = 00000000000000000000111111000000
588 insn = 00011bbb000000000BBBwwwwwwDaaZZ1. */
bdfe53e3
AB		 589static unsigned long long
590insert_w6 (unsigned long long insn ATTRIBUTE_UNUSED,
591 long long int value ATTRIBUTE_UNUSED,
886a2506 592 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 593{
886a2506 594 insn |= ((value >> 0) & 0x003f) << 6;
47b0e7ad 595
886a2506
NC		 596 return insn;
597}
47b0e7ad 598
886a2506
NC		 599#define EXTRACT_W6
600/* mask = 00000000000000000000111111000000. */
bdfe53e3
AB		 601static long long int
602extract_w6 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 603 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 604{
886a2506 605 unsigned value = 0;
47b0e7ad 606
886a2506 607 value |= ((insn >> 6) & 0x003f) << 0;
47b0e7ad 608
886a2506
NC		 609 return value;
610}
47b0e7ad 611
886a2506
NC		 612#define INSERT_G_S
613/* mask = 0000011100022000
614 insn = 01000ggghhhGG0HH. */
bdfe53e3
AB		 615static unsigned long long
616insert_g_s (unsigned long long insn ATTRIBUTE_UNUSED,
617 long long int value ATTRIBUTE_UNUSED,
886a2506 618 const char **errmsg ATTRIBUTE_UNUSED)
47b0e7ad 619{
886a2506
NC		 620 insn |= ((value >> 0) & 0x0007) << 8;
621 insn |= ((value >> 3) & 0x0003) << 3;
252b5132 622
886a2506
NC		 623 return insn;
624}
252b5132 625
886a2506
NC		 626#define EXTRACT_G_S
627/* mask = 0000011100022000. */
bdfe53e3
AB		 628static long long int
629extract_g_s (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 630 bfd_boolean * invalid ATTRIBUTE_UNUSED)
631{
632 int value = 0;
252b5132 633
886a2506
NC		 634 value |= ((insn >> 8) & 0x0007) << 0;
635 value |= ((insn >> 3) & 0x0003) << 3;
252b5132 636
886a2506
NC		 637 /* Extend the sign. */
638 int signbit = 1 << (6 - 1);
639 value = (value ^ signbit) - signbit;
252b5132 640
886a2506 641 return value;
252b5132
RH		 642}
643
e23e8ebe 644/* ARC NPS400 Support: See comment near head of file. */
bdfe53e3
AB		 645#define MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(NAME,OFFSET) \
646static unsigned long long \
647insert_nps_3bit_reg_at_##OFFSET##_##NAME \
648 (unsigned long long insn ATTRIBUTE_UNUSED, \
649 long long int value ATTRIBUTE_UNUSED, \
650 const char **errmsg ATTRIBUTE_UNUSED) \
651{ \
652 switch (value) \
653 { \
654 case 0: \
655 case 1: \
656 case 2: \
657 case 3: \
658 insn |= value << (OFFSET); \
659 break; \
660 case 12: \
661 case 13: \
662 case 14: \
663 case 15: \
664 insn |= (value - 8) << (OFFSET); \
665 break; \
666 default: \
667 *errmsg = _("Register must be either r0-r3 or r12-r15."); \
668 break; \
669 } \
670 return insn; \
671} \
672 \
673static long long int \
674extract_nps_3bit_reg_at_##OFFSET##_##NAME \
675 (unsigned long long insn ATTRIBUTE_UNUSED, \
676 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
677{ \
678 int value = (insn >> (OFFSET)) & 0x07; \
679 if (value > 3) \
680 value += 8; \
681 return value; \
682} \
683
684MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,8)
685MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,24)
686MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,40)
687MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,56)
688
689MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,5)
690MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,21)
691MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,37)
692MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,53)
693
694static unsigned long long
695insert_nps_bitop_size_2b (unsigned long long insn ATTRIBUTE_UNUSED,
696 long long int value ATTRIBUTE_UNUSED,
820f03ff
AB		 697 const char **errmsg ATTRIBUTE_UNUSED)
698{
699 switch (value)
700 {
701 case 1:
702 value = 0;
703 break;
704 case 2:
705 value = 1;
706 break;
707 case 4:
708 value = 2;
709 break;
710 case 8:
711 value = 3;
712 break;
713 default:
714 value = 0;
715 *errmsg = _("Invalid size, should be 1, 2, 4, or 8.");
716 break;
717 }
718
719 insn |= value << 10;
720 return insn;
721}
722
bdfe53e3
AB		 723static long long int
724extract_nps_bitop_size_2b (unsigned long long insn ATTRIBUTE_UNUSED,
820f03ff
AB		 725 bfd_boolean * invalid ATTRIBUTE_UNUSED)
726{
727 return 1 << ((insn >> 10) & 0x3);
728}
729
bdfe53e3
AB		 730static unsigned long long
731insert_nps_bitop_uimm8 (unsigned long long insn ATTRIBUTE_UNUSED,
732 long long int value ATTRIBUTE_UNUSED,
820f03ff
AB		 733 const char **errmsg ATTRIBUTE_UNUSED)
734{
735 insn |= ((value >> 5) & 7) << 12;
736 insn |= (value & 0x1f);
737 return insn;
738}
739
bdfe53e3
AB		 740static long long int
741extract_nps_bitop_uimm8 (unsigned long long insn ATTRIBUTE_UNUSED,
820f03ff
AB		 742 bfd_boolean * invalid ATTRIBUTE_UNUSED)
743{
744 return (((insn >> 12) & 0x7) << 5) | (insn & 0x1f);
745}
746
bdfe53e3
AB		 747static unsigned long long
748insert_nps_rflt_uimm6 (unsigned long long insn ATTRIBUTE_UNUSED,
749 long long int value ATTRIBUTE_UNUSED,
820f03ff
AB		 750 const char **errmsg ATTRIBUTE_UNUSED)
751{
752 switch (value)
753 {
754 case 1:
755 case 2:
756 case 4:
757 break;
758
759 default:
760 *errmsg = _("invalid immediate, must be 1, 2, or 4");
761 value = 0;
762 }
763
764 insn |= (value << 6);
765 return insn;
766}
767
bdfe53e3
AB		 768static long long int
769extract_nps_rflt_uimm6 (unsigned long long insn ATTRIBUTE_UNUSED,
820f03ff
AB		 770 bfd_boolean * invalid ATTRIBUTE_UNUSED)
771{
772 return (insn >> 6) & 0x3f;
773}
774
bdfe53e3
AB		 775static unsigned long long
776insert_nps_dst_pos_and_size (unsigned long long insn ATTRIBUTE_UNUSED,
777 long long int value ATTRIBUTE_UNUSED,
820f03ff
AB		 778 const char **errmsg ATTRIBUTE_UNUSED)
779{
780 insn |= ((value & 0x1f) | (((32 - value - 1) & 0x1f) << 10));
781 return insn;
782}
783
bdfe53e3
AB		 784static long long int
785extract_nps_dst_pos_and_size (unsigned long long insn ATTRIBUTE_UNUSED,
820f03ff
AB		 786 bfd_boolean * invalid ATTRIBUTE_UNUSED)
787{
788 return (insn & 0x1f);
789}
790
bdfe53e3
AB		 791static unsigned long long
792insert_nps_cmem_uimm16 (unsigned long long insn ATTRIBUTE_UNUSED,
793 long long int value ATTRIBUTE_UNUSED,
4b0c052e
AB		 794 const char **errmsg ATTRIBUTE_UNUSED)
795{
796 int top = (value >> 16) & 0xffff;
797 if (top != 0x0 && top != NPS_CMEM_HIGH_VALUE)
798 *errmsg = _("invalid value for CMEM ld/st immediate");
799 insn |= (value & 0xffff);
800 return insn;
801}
802
bdfe53e3
AB		 803static long long int
804extract_nps_cmem_uimm16 (unsigned long long insn ATTRIBUTE_UNUSED,
4b0c052e
AB		 805 bfd_boolean * invalid ATTRIBUTE_UNUSED)
806{
807 return (NPS_CMEM_HIGH_VALUE << 16) | (insn & 0xffff);
808}
809
537aefaf 810#define MAKE_SRC_POS_INSERT_EXTRACT_FUNCS(NAME,SHIFT) \
bdfe53e3
AB		 811static unsigned long long \
812insert_nps_##NAME##_pos (unsigned long long insn ATTRIBUTE_UNUSED, \
813 long long int value ATTRIBUTE_UNUSED, \
537aefaf
AB		 814 const char **errmsg ATTRIBUTE_UNUSED) \
815{ \
816 switch (value) \
817 { \
818 case 0: \
819 case 8: \
820 case 16: \
821 case 24: \
822 value = value / 8; \
823 break; \
824 default: \
825 *errmsg = _("Invalid position, should be 0, 8, 16, or 24."); \
826 value = 0; \
827 } \
828 insn |= (value << SHIFT); \
829 return insn; \
830} \
831 \
bdfe53e3
AB		 832static long long int \
833extract_nps_##NAME##_pos (unsigned long long insn ATTRIBUTE_UNUSED, \
537aefaf
AB		 834 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
835{ \
836 return ((insn >> SHIFT) & 0x3) * 8; \
837}
838
839MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src2, 12)
840MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src1, 10)
841
9ba75c88 842#define MAKE_BIAS_INSERT_EXTRACT_FUNCS(NAME,LOWER,UPPER,BITS,BIAS,SHIFT)\
bdfe53e3
AB		 843static unsigned long long \
844insert_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
845 long long int value ATTRIBUTE_UNUSED, \
9ba75c88 846 const char **errmsg ATTRIBUTE_UNUSED) \
537aefaf 847 { \
9ba75c88 848 if (value < LOWER || value > UPPER) \
537aefaf
AB		 849 { \
850 *errmsg = _("Invalid size, value must be " \
851 #LOWER " to " #UPPER "."); \
852 return insn; \
853 } \
854 value -= BIAS; \
855 insn |= (value << SHIFT); \
856 return insn; \
857 } \
858 \
bdfe53e3
AB		 859static long long int \
860extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
9ba75c88 861 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
537aefaf
AB		 862{ \
863 return ((insn >> SHIFT) & ((1 << BITS) - 1)) + BIAS; \
864}
865
db18dbab
GM		 866MAKE_BIAS_INSERT_EXTRACT_FUNCS (addb_size,2,32,5,1,5)
867MAKE_BIAS_INSERT_EXTRACT_FUNCS (andb_size,1,32,5,1,5)
868MAKE_BIAS_INSERT_EXTRACT_FUNCS (fxorb_size,8,32,5,8,5)
869MAKE_BIAS_INSERT_EXTRACT_FUNCS (wxorb_size,16,32,5,16,5)
870MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop_size,1,32,5,1,10)
871MAKE_BIAS_INSERT_EXTRACT_FUNCS (qcmp_size,1,8,3,1,9)
872MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop1_size,1,32,5,1,20)
873MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop2_size,1,32,5,1,25)
874MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_width,1,32,5,1,6)
875MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_len,1,8,3,1,2)
876MAKE_BIAS_INSERT_EXTRACT_FUNCS (index3,4,7,2,4,0)
537aefaf 877
bdfe53e3
AB		 878static long long int
879extract_nps_qcmp_m3 (unsigned long long insn ATTRIBUTE_UNUSED,
537aefaf
AB		 880 bfd_boolean * invalid ATTRIBUTE_UNUSED)
881{
882 int m3 = (insn >> 5) & 0xf;
883 if (m3 == 0xf)
884 *invalid = TRUE;
885 return m3;
886}
887
bdfe53e3
AB		 888static long long int
889extract_nps_qcmp_m2 (unsigned long long insn ATTRIBUTE_UNUSED,
537aefaf
AB		 890 bfd_boolean * invalid ATTRIBUTE_UNUSED)
891{
892 bfd_boolean tmp_invalid = FALSE;
893 int m2 = (insn >> 15) & 0x1;
894 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
895
896 if (m2 == 0 && m3 == 0xf)
897 *invalid = TRUE;
898 return m2;
899}
900
bdfe53e3
AB		 901static long long int
902extract_nps_qcmp_m1 (unsigned long long insn ATTRIBUTE_UNUSED,
537aefaf
AB		 903 bfd_boolean * invalid ATTRIBUTE_UNUSED)
904{
905 bfd_boolean tmp_invalid = FALSE;
906 int m1 = (insn >> 14) & 0x1;
907 int m2 = extract_nps_qcmp_m2 (insn, &tmp_invalid);
908 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
909
910 if (m1 == 0 && m2 == 0 && m3 == 0xf)
911 *invalid = TRUE;
912 return m1;
913}
914
bdfe53e3
AB		 915static unsigned long long
916insert_nps_calc_entry_size (unsigned long long insn ATTRIBUTE_UNUSED,
917 long long int value ATTRIBUTE_UNUSED,
537aefaf
AB		 918 const char **errmsg ATTRIBUTE_UNUSED)
919{
920 unsigned pwr;
921
922 if (value < 1 || value > 256)
923 {
924 *errmsg = _("value out of range 1 - 256");
925 return 0;
926 }
927
928 for (pwr = 0; (value & 1) == 0; value >>= 1)
929 ++pwr;
930
931 if (value != 1)
932 {
933 *errmsg = _("value must be power of 2");
934 return 0;
935 }
936
937 return insn | (pwr << 8);
938}
939
bdfe53e3
AB		 940static long long int
941extract_nps_calc_entry_size (unsigned long long insn ATTRIBUTE_UNUSED,
537aefaf
AB		 942 bfd_boolean * invalid ATTRIBUTE_UNUSED)
943{
944 unsigned entry_size = (insn >> 8) & 0xf;
945 return 1 << entry_size;
946}
947
bdfe53e3
AB		 948static unsigned long long
949insert_nps_bitop_mod4 (unsigned long long insn ATTRIBUTE_UNUSED,
950 long long int value ATTRIBUTE_UNUSED,
4eb6f892
AB		 951 const char **errmsg ATTRIBUTE_UNUSED)
952{
bdfe53e3 953 return insn | ((value & 0x2) << 30) | ((value & 0x1) << 47);
4eb6f892
AB		 954}
955
bdfe53e3
AB		 956static long long int
957extract_nps_bitop_mod4 (unsigned long long insn ATTRIBUTE_UNUSED,
4eb6f892
AB		 958 bfd_boolean * invalid ATTRIBUTE_UNUSED)
959{
bdfe53e3 960 return ((insn >> 30) & 0x2) | ((insn >> 47) & 0x1);
4eb6f892
AB		 961}
962
bdfe53e3
AB		 963static unsigned long long
964insert_nps_bitop_dst_pos3_pos4 (unsigned long long insn ATTRIBUTE_UNUSED,
965 long long int value ATTRIBUTE_UNUSED,
4eb6f892
AB		 966 const char **errmsg ATTRIBUTE_UNUSED)
967{
bdfe53e3 968 return insn | (value << 42) | (value << 37);
4eb6f892
AB		 969}
970
bdfe53e3
AB		 971static long long int
972extract_nps_bitop_dst_pos3_pos4 (unsigned long long insn ATTRIBUTE_UNUSED,
4eb6f892
AB		 973 bfd_boolean * invalid ATTRIBUTE_UNUSED)
974{
bdfe53e3 975 if (((insn >> 42) & 0x1f) != ((insn >> 37) & 0x1f))
4eb6f892 976 *invalid = TRUE;
bdfe53e3 977 return ((insn >> 37) & 0x1f);
4eb6f892
AB		 978}
979
bdfe53e3
AB		 980static unsigned long long
981insert_nps_bitop_ins_ext (unsigned long long insn ATTRIBUTE_UNUSED,
982 long long int value ATTRIBUTE_UNUSED,
4eb6f892
AB		 983 const char **errmsg ATTRIBUTE_UNUSED)
984{
985 if (value < 0 || value > 28)
986 *errmsg = _("Value must be in the range 0 to 28");
987 return insn | (value << 20);
988}
989
bdfe53e3
AB		 990static long long int
991extract_nps_bitop_ins_ext (unsigned long long insn ATTRIBUTE_UNUSED,
4eb6f892
AB		 992 bfd_boolean * invalid ATTRIBUTE_UNUSED)
993{
994 int value = (insn >> 20) & 0x1f;
995 if (value > 28)
996 *invalid = TRUE;
997 return value;
998}
999
14053c19 1000#define MAKE_1BASED_INSERT_EXTRACT_FUNCS(NAME,SHIFT,UPPER,BITS) \
bdfe53e3
AB		 1001static unsigned long long \
1002insert_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
1003 long long int value ATTRIBUTE_UNUSED, \
14053c19
GM		 1004 const char **errmsg ATTRIBUTE_UNUSED) \
1005{ \
1006 if (value < 1 || value > UPPER) \
1007 *errmsg = _("Value must be in the range 1 to " #UPPER); \
1008 if (value == UPPER) \
1009 value = 0; \
1010 return insn | (value << SHIFT); \
1011} \
1012 \
bdfe53e3
AB		 1013static long long int \
1014extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
14053c19
GM		 1015 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
1016{ \
1017 int value = (insn >> SHIFT) & ((1 << BITS) - 1); \
1018 if (value == 0) \
1019 value = UPPER; \
1020 return value; \
1021}
1022
db18dbab
GM		 1023MAKE_1BASED_INSERT_EXTRACT_FUNCS (field_size, 6, 8, 3)
1024MAKE_1BASED_INSERT_EXTRACT_FUNCS (shift_factor, 9, 8, 3)
1025MAKE_1BASED_INSERT_EXTRACT_FUNCS (bits_to_scramble, 12, 8, 3)
1026MAKE_1BASED_INSERT_EXTRACT_FUNCS (bdlen_max_len, 5, 256, 8)
1027MAKE_1BASED_INSERT_EXTRACT_FUNCS (bd_num_buff, 6, 8, 3)
1028MAKE_1BASED_INSERT_EXTRACT_FUNCS (pmu_num_job, 6, 4, 2)
5a736821 1029MAKE_1BASED_INSERT_EXTRACT_FUNCS (proto_size, 16, 64, 6)
14053c19 1030
bdfe53e3
AB		 1031static unsigned long long
1032insert_nps_min_hofs (unsigned long long insn ATTRIBUTE_UNUSED,
1033 long long int value ATTRIBUTE_UNUSED,
14053c19
GM		 1034 const char **errmsg ATTRIBUTE_UNUSED)
1035{
1036 if (value < 0 || value > 240)
1037 *errmsg = _("Value must be in the range 0 to 240");
1038 if ((value % 16) != 0)
1039 *errmsg = _("Value must be a multiple of 16");
1040 value = value / 16;
1041 return insn | (value << 6);
1042}
1043
bdfe53e3
AB		 1044static long long int
1045extract_nps_min_hofs (unsigned long long insn ATTRIBUTE_UNUSED,
14053c19
GM		 1046 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1047{
1048 int value = (insn >> 6) & 0xF;
1049 return value * 16;
1050}
1051
db18dbab 1052#define MAKE_INSERT_NPS_ADDRTYPE(NAME,VALUE) \
bdfe53e3
AB		 1053static unsigned long long \
1054insert_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
1055 long long int value ATTRIBUTE_UNUSED, \
db18dbab
GM		 1056 const char **errmsg ATTRIBUTE_UNUSED) \
1057{ \
1058 if (value != ARC_NPS400_ADDRTYPE_##VALUE) \
1059 *errmsg = _("Invalid address type for operand"); \
1060 return insn; \
1061} \
1062 \
bdfe53e3
AB		 1063static long long int \
1064extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
db18dbab
GM		 1065 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
1066{ \
1067 return ARC_NPS400_ADDRTYPE_##VALUE; \
1068}
1069
1070MAKE_INSERT_NPS_ADDRTYPE (bd, BD)
1071MAKE_INSERT_NPS_ADDRTYPE (jid, JID)
1072MAKE_INSERT_NPS_ADDRTYPE (lbd, LBD)
1073MAKE_INSERT_NPS_ADDRTYPE (mbd, MBD)
1074MAKE_INSERT_NPS_ADDRTYPE (sd, SD)
1075MAKE_INSERT_NPS_ADDRTYPE (sm, SM)
1076MAKE_INSERT_NPS_ADDRTYPE (xa, XA)
1077MAKE_INSERT_NPS_ADDRTYPE (xd, XD)
1078MAKE_INSERT_NPS_ADDRTYPE (cd, CD)
1079MAKE_INSERT_NPS_ADDRTYPE (cbd, CBD)
1080MAKE_INSERT_NPS_ADDRTYPE (cjid, CJID)
1081MAKE_INSERT_NPS_ADDRTYPE (clbd, CLBD)
1082MAKE_INSERT_NPS_ADDRTYPE (cm, CM)
1083MAKE_INSERT_NPS_ADDRTYPE (csd, CSD)
1084MAKE_INSERT_NPS_ADDRTYPE (cxa, CXA)
1085MAKE_INSERT_NPS_ADDRTYPE (cxd, CXD)
1086
5a736821
GM		 1087static unsigned long long
1088insert_nps_rbdouble_64 (unsigned long long insn ATTRIBUTE_UNUSED,
1089 long long int value ATTRIBUTE_UNUSED,
1090 const char **errmsg ATTRIBUTE_UNUSED)
1091{
1092 if (value < 0 || value > 31)
1093 *errmsg = _("Value must be in the range 0 to 31");
1094 return insn | (value << 43) | (value << 48);
1095}
1096
1097
1098static long long int
1099extract_nps_rbdouble_64 (unsigned long long insn ATTRIBUTE_UNUSED,
1100 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1101{
1102 int value1 = (insn >> 43) & 0x1F;
1103 int value2 = (insn >> 48) & 0x1F;
1104
1105 if (value1 != value2)
1106 *invalid = TRUE;
1107
1108 return value1;
1109}
1110
886a2506
NC		 1111/* Include the generic extract/insert functions. Order is important
1112 as some of the functions present in the .h may be disabled via
1113 defines. */
1114#include "arc-fxi.h"
252b5132 1115
886a2506 1116/* The flag operands table.
252b5132 1117
886a2506
NC		 1118 The format of the table is
1119 NAME CODE BITS SHIFT FAVAIL. */
1120const struct arc_flag_operand arc_flag_operands[] =
1121{
1122#define F_NULL 0
1123 { 0, 0, 0, 0, 0},
1124#define F_ALWAYS (F_NULL + 1)
1125 { "al", 0, 0, 0, 0 },
1126#define F_RA (F_ALWAYS + 1)
1127 { "ra", 0, 0, 0, 0 },
1128#define F_EQUAL (F_RA + 1)
1129 { "eq", 1, 5, 0, 1 },
1130#define F_ZERO (F_EQUAL + 1)
1131 { "z", 1, 5, 0, 0 },
1132#define F_NOTEQUAL (F_ZERO + 1)
1133 { "ne", 2, 5, 0, 1 },
1134#define F_NOTZERO (F_NOTEQUAL + 1)
1135 { "nz", 2, 5, 0, 0 },
1136#define F_POZITIVE (F_NOTZERO + 1)
1137 { "p", 3, 5, 0, 1 },
1138#define F_PL (F_POZITIVE + 1)
1139 { "pl", 3, 5, 0, 0 },
1140#define F_NEGATIVE (F_PL + 1)
1141 { "n", 4, 5, 0, 1 },
1142#define F_MINUS (F_NEGATIVE + 1)
1143 { "mi", 4, 5, 0, 0 },
1144#define F_CARRY (F_MINUS + 1)
1145 { "c", 5, 5, 0, 1 },
1146#define F_CARRYSET (F_CARRY + 1)
1147 { "cs", 5, 5, 0, 0 },
1148#define F_LOWER (F_CARRYSET + 1)
1149 { "lo", 5, 5, 0, 0 },
1150#define F_CARRYCLR (F_LOWER + 1)
1151 { "cc", 6, 5, 0, 0 },
1152#define F_NOTCARRY (F_CARRYCLR + 1)
1153 { "nc", 6, 5, 0, 1 },
1154#define F_HIGHER (F_NOTCARRY + 1)
1155 { "hs", 6, 5, 0, 0 },
1156#define F_OVERFLOWSET (F_HIGHER + 1)
1157 { "vs", 7, 5, 0, 0 },
1158#define F_OVERFLOW (F_OVERFLOWSET + 1)
1159 { "v", 7, 5, 0, 1 },
1160#define F_NOTOVERFLOW (F_OVERFLOW + 1)
1161 { "nv", 8, 5, 0, 1 },
1162#define F_OVERFLOWCLR (F_NOTOVERFLOW + 1)
1163 { "vc", 8, 5, 0, 0 },
1164#define F_GT (F_OVERFLOWCLR + 1)
1165 { "gt", 9, 5, 0, 1 },
1166#define F_GE (F_GT + 1)
1167 { "ge", 10, 5, 0, 1 },
1168#define F_LT (F_GE + 1)
1169 { "lt", 11, 5, 0, 1 },
1170#define F_LE (F_LT + 1)
1171 { "le", 12, 5, 0, 1 },
1172#define F_HI (F_LE + 1)
1173 { "hi", 13, 5, 0, 1 },
1174#define F_LS (F_HI + 1)
1175 { "ls", 14, 5, 0, 1 },
1176#define F_PNZ (F_LS + 1)
1177 { "pnz", 15, 5, 0, 1 },
1178
1179 /* FLAG. */
1180#define F_FLAG (F_PNZ + 1)
1181 { "f", 1, 1, 15, 1 },
1182#define F_FFAKE (F_FLAG + 1)
1183 { "f", 0, 0, 0, 1 },
1184
1185 /* Delay slot. */
1186#define F_ND (F_FFAKE + 1)
1187 { "nd", 0, 1, 5, 0 },
1188#define F_D (F_ND + 1)
1189 { "d", 1, 1, 5, 1 },
1190#define F_DFAKE (F_D + 1)
1191 { "d", 0, 0, 0, 1 },
2b848ebd
CZ		 1192#define F_DNZ_ND (F_DFAKE + 1)
1193 { "nd", 0, 1, 16, 0 },
1194#define F_DNZ_D (F_DNZ_ND + 1)
1195 { "d", 1, 1, 16, 1 },
886a2506
NC		 1196
1197 /* Data size. */
2b848ebd 1198#define F_SIZEB1 (F_DNZ_D + 1)
886a2506
NC		 1199 { "b", 1, 2, 1, 1 },
1200#define F_SIZEB7 (F_SIZEB1 + 1)
1201 { "b", 1, 2, 7, 1 },
1202#define F_SIZEB17 (F_SIZEB7 + 1)
1203 { "b", 1, 2, 17, 1 },
1204#define F_SIZEW1 (F_SIZEB17 + 1)
1205 { "w", 2, 2, 1, 0 },
1206#define F_SIZEW7 (F_SIZEW1 + 1)
1207 { "w", 2, 2, 7, 0 },
1208#define F_SIZEW17 (F_SIZEW7 + 1)
1209 { "w", 2, 2, 17, 0 },
1210
1211 /* Sign extension. */
1212#define F_SIGN6 (F_SIZEW17 + 1)
1213 { "x", 1, 1, 6, 1 },
1214#define F_SIGN16 (F_SIGN6 + 1)
1215 { "x", 1, 1, 16, 1 },
1216#define F_SIGNX (F_SIGN16 + 1)
1217 { "x", 0, 0, 0, 1 },
1218
1219 /* Address write-back modes. */
1220#define F_A3 (F_SIGNX + 1)
1221 { "a", 1, 2, 3, 0 },
1222#define F_A9 (F_A3 + 1)
1223 { "a", 1, 2, 9, 0 },
1224#define F_A22 (F_A9 + 1)
1225 { "a", 1, 2, 22, 0 },
1226#define F_AW3 (F_A22 + 1)
1227 { "aw", 1, 2, 3, 1 },
1228#define F_AW9 (F_AW3 + 1)
1229 { "aw", 1, 2, 9, 1 },
1230#define F_AW22 (F_AW9 + 1)
1231 { "aw", 1, 2, 22, 1 },
1232#define F_AB3 (F_AW22 + 1)
1233 { "ab", 2, 2, 3, 1 },
1234#define F_AB9 (F_AB3 + 1)
1235 { "ab", 2, 2, 9, 1 },
1236#define F_AB22 (F_AB9 + 1)
1237 { "ab", 2, 2, 22, 1 },
1238#define F_AS3 (F_AB22 + 1)
1239 { "as", 3, 2, 3, 1 },
1240#define F_AS9 (F_AS3 + 1)
1241 { "as", 3, 2, 9, 1 },
1242#define F_AS22 (F_AS9 + 1)
1243 { "as", 3, 2, 22, 1 },
1244#define F_ASFAKE (F_AS22 + 1)
1245 { "as", 0, 0, 0, 1 },
1246
1247 /* Cache bypass. */
1248#define F_DI5 (F_ASFAKE + 1)
1249 { "di", 1, 1, 5, 1 },
1250#define F_DI11 (F_DI5 + 1)
1251 { "di", 1, 1, 11, 1 },
1252#define F_DI15 (F_DI11 + 1)
1253 { "di", 1, 1, 15, 1 },
1254
1255 /* ARCv2 specific. */
1256#define F_NT (F_DI15 + 1)
1257 { "nt", 0, 1, 3, 1},
1258#define F_T (F_NT + 1)
1259 { "t", 1, 1, 3, 1},
1260#define F_H1 (F_T + 1)
1261 { "h", 2, 2, 1, 1 },
1262#define F_H7 (F_H1 + 1)
1263 { "h", 2, 2, 7, 1 },
1264#define F_H17 (F_H7 + 1)
1265 { "h", 2, 2, 17, 1 },
1266
1267 /* Fake Flags. */
1268#define F_NE (F_H17 + 1)
1269 { "ne", 0, 0, 0, 1 },
e23e8ebe
AB		 1270
1271 /* ARC NPS400 Support: See comment near head of file. */
1272#define F_NPS_CL (F_NE + 1)
1273 { "cl", 0, 0, 0, 1 },
1274
1275#define F_NPS_FLAG (F_NPS_CL + 1)
1276 { "f", 1, 1, 20, 1 },
820f03ff
AB		 1277
1278#define F_NPS_R (F_NPS_FLAG + 1)
1279 { "r", 1, 1, 15, 1 },
a42a4f84
AB		 1280
1281#define F_NPS_RW (F_NPS_R + 1)
1282 { "rw", 0, 1, 7, 1 },
1283
1284#define F_NPS_RD (F_NPS_RW + 1)
1285 { "rd", 1, 1, 7, 1 },
1286
1287#define F_NPS_WFT (F_NPS_RD + 1)
1288 { "wft", 0, 0, 0, 1 },
1289
1290#define F_NPS_IE1 (F_NPS_WFT + 1)
1291 { "ie1", 1, 2, 8, 1 },
1292
1293#define F_NPS_IE2 (F_NPS_IE1 + 1)
1294 { "ie2", 2, 2, 8, 1 },
1295
1296#define F_NPS_IE12 (F_NPS_IE2 + 1)
1297 { "ie12", 3, 2, 8, 1 },
1298
1299#define F_NPS_SYNC_RD (F_NPS_IE12 + 1)
1300 { "rd", 0, 1, 6, 1 },
1301
1302#define F_NPS_SYNC_WR (F_NPS_SYNC_RD + 1)
1303 { "wr", 1, 1, 6, 1 },
1304
1305#define F_NPS_HWS_OFF (F_NPS_SYNC_WR + 1)
1306 { "off", 0, 0, 0, 1 },
1307
1308#define F_NPS_HWS_RESTORE (F_NPS_HWS_OFF + 1)
1309 { "restore", 0, 0, 0, 1 },
1310
537aefaf
AB		 1311#define F_NPS_SX (F_NPS_HWS_RESTORE + 1)
1312 { "sx", 1, 1, 14, 1 },
1313
1314#define F_NPS_AR (F_NPS_SX + 1)
1315 { "ar", 0, 1, 0, 1 },
1316
1317#define F_NPS_AL (F_NPS_AR + 1)
1318 { "al", 1, 1, 0, 1 },
14053c19
GM		 1319
1320#define F_NPS_S (F_NPS_AL + 1)
1321 { "s", 0, 0, 0, 1 },
1322
1323#define F_NPS_ZNCV_RD (F_NPS_S + 1)
1324 { "rd", 0, 1, 15, 1 },
1325
1326#define F_NPS_ZNCV_WR (F_NPS_ZNCV_RD + 1)
1327 { "wr", 1, 1, 15, 1 },
9ba75c88
GM		 1328
1329#define F_NPS_P0 (F_NPS_ZNCV_WR + 1)
1330 { "p0", 0, 0, 0, 1 },
1331
1332#define F_NPS_P1 (F_NPS_P0 + 1)
1333 { "p1", 0, 0, 0, 1 },
1334
1335#define F_NPS_P2 (F_NPS_P1 + 1)
1336 { "p2", 0, 0, 0, 1 },
1337
1338#define F_NPS_P3 (F_NPS_P2 + 1)
1339 { "p3", 0, 0, 0, 1 },
28215275
GM		 1340
1341#define F_NPS_LDBIT_DI (F_NPS_P3 + 1)
1342 { "di", 0, 0, 0, 1 },
1343
1344#define F_NPS_LDBIT_CL1 (F_NPS_LDBIT_DI + 1)
1345 { "cl", 1, 1, 6, 1 },
1346
1347#define F_NPS_LDBIT_CL2 (F_NPS_LDBIT_CL1 + 1)
1348 { "cl", 1, 1, 16, 1 },
1349
1350#define F_NPS_LDBIT_X2_1 (F_NPS_LDBIT_CL2 + 1)
1351 { "x2", 1, 2, 9, 1 },
1352
1353#define F_NPS_LDBIT_X2_2 (F_NPS_LDBIT_X2_1 + 1)
1354 { "x2", 1, 2, 22, 1 },
1355
1356#define F_NPS_LDBIT_X4_1 (F_NPS_LDBIT_X2_2 + 1)
1357 { "x4", 2, 2, 9, 1 },
1358
1359#define F_NPS_LDBIT_X4_2 (F_NPS_LDBIT_X4_1 + 1)
1360 { "x4", 2, 2, 22, 1 },
886a2506 1361};
252b5132 1362
886a2506 1363const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);
252b5132 1364
886a2506 1365/* Table of the flag classes.
252b5132 1366
886a2506
NC		 1367 The format of the table is
1368 CLASS {FLAG_CODE}. */
1369const struct arc_flag_class arc_flag_classes[] =
1370{
1371#define C_EMPTY 0
1ae8ab47 1372 { F_CLASS_NONE, { F_NULL } },
886a2506
NC		 1373
1374#define C_CC (C_EMPTY + 1)
d9eca1df 1375 { F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND,
f36e33da
CZ		 1376 { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL,
1377 F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS,
1378 F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
1379 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW,
1380 F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT,
1381 F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
886a2506
NC		 1382
1383#define C_AA_ADDR3 (C_CC + 1)
1384#define C_AA27 (C_CC + 1)
1ae8ab47 1385 { F_CLASS_OPTIONAL, { F_A3, F_AW3, F_AB3, F_AS3, F_NULL } },
886a2506
NC		 1386#define C_AA_ADDR9 (C_AA_ADDR3 + 1)
1387#define C_AA21 (C_AA_ADDR3 + 1)
1ae8ab47 1388 { F_CLASS_OPTIONAL, { F_A9, F_AW9, F_AB9, F_AS9, F_NULL } },
886a2506
NC		 1389#define C_AA_ADDR22 (C_AA_ADDR9 + 1)
1390#define C_AA8 (C_AA_ADDR9 + 1)
1ae8ab47 1391 { F_CLASS_OPTIONAL, { F_A22, F_AW22, F_AB22, F_AS22, F_NULL } },
886a2506
NC		 1392
1393#define C_F (C_AA_ADDR22 + 1)
1ae8ab47 1394 { F_CLASS_OPTIONAL, { F_FLAG, F_NULL } },
886a2506 1395#define C_FHARD (C_F + 1)
1ae8ab47 1396 { F_CLASS_OPTIONAL, { F_FFAKE, F_NULL } },
886a2506
NC		 1397
1398#define C_T (C_FHARD + 1)
1ae8ab47 1399 { F_CLASS_OPTIONAL, { F_NT, F_T, F_NULL } },
886a2506 1400#define C_D (C_T + 1)
1ae8ab47 1401 { F_CLASS_OPTIONAL, { F_ND, F_D, F_NULL } },
2b848ebd
CZ		 1402#define C_DNZ_D (C_D + 1)
1403 { F_CLASS_OPTIONAL, { F_DNZ_ND, F_DNZ_D, F_NULL } },
886a2506 1404
2b848ebd 1405#define C_DHARD (C_DNZ_D + 1)
1ae8ab47 1406 { F_CLASS_OPTIONAL, { F_DFAKE, F_NULL } },
886a2506
NC		 1407
1408#define C_DI20 (C_DHARD + 1)
1ae8ab47 1409 { F_CLASS_OPTIONAL, { F_DI11, F_NULL }},
886a2506 1410#define C_DI16 (C_DI20 + 1)
1ae8ab47 1411 { F_CLASS_OPTIONAL, { F_DI15, F_NULL }},
886a2506 1412#define C_DI26 (C_DI16 + 1)
1ae8ab47 1413 { F_CLASS_OPTIONAL, { F_DI5, F_NULL }},
886a2506
NC		 1414
1415#define C_X25 (C_DI26 + 1)
1ae8ab47 1416 { F_CLASS_OPTIONAL, { F_SIGN6, F_NULL }},
886a2506 1417#define C_X15 (C_X25 + 1)
1ae8ab47 1418 { F_CLASS_OPTIONAL, { F_SIGN16, F_NULL }},
886a2506
NC		 1419#define C_XHARD (C_X15 + 1)
1420#define C_X (C_X15 + 1)
1ae8ab47 1421 { F_CLASS_OPTIONAL, { F_SIGNX, F_NULL }},
886a2506
NC		 1422
1423#define C_ZZ13 (C_X + 1)
1ae8ab47 1424 { F_CLASS_OPTIONAL, { F_SIZEB17, F_SIZEW17, F_H17, F_NULL}},
886a2506 1425#define C_ZZ23 (C_ZZ13 + 1)
1ae8ab47 1426 { F_CLASS_OPTIONAL, { F_SIZEB7, F_SIZEW7, F_H7, F_NULL}},
886a2506 1427#define C_ZZ29 (C_ZZ23 + 1)
1ae8ab47 1428 { F_CLASS_OPTIONAL, { F_SIZEB1, F_SIZEW1, F_H1, F_NULL}},
886a2506
NC		 1429
1430#define C_AS (C_ZZ29 + 1)
1ae8ab47 1431 { F_CLASS_OPTIONAL, { F_ASFAKE, F_NULL}},
886a2506
NC		 1432
1433#define C_NE (C_AS + 1)
1ae8ab47 1434 { F_CLASS_OPTIONAL, { F_NE, F_NULL}},
e23e8ebe
AB		 1435
1436 /* ARC NPS400 Support: See comment near head of file. */
1437#define C_NPS_CL (C_NE + 1)
1438 { F_CLASS_REQUIRED, { F_NPS_CL, F_NULL}},
1439
1440#define C_NPS_F (C_NPS_CL + 1)
1441 { F_CLASS_OPTIONAL, { F_NPS_FLAG, F_NULL}},
820f03ff
AB		 1442
1443#define C_NPS_R (C_NPS_F + 1)
1444 { F_CLASS_OPTIONAL, { F_NPS_R, F_NULL}},
a42a4f84
AB		 1445
1446#define C_NPS_SCHD_RW (C_NPS_R + 1)
1447 { F_CLASS_REQUIRED, { F_NPS_RW, F_NPS_RD, F_NULL}},
1448
1449#define C_NPS_SCHD_TRIG (C_NPS_SCHD_RW + 1)
1450 { F_CLASS_REQUIRED, { F_NPS_WFT, F_NULL}},
1451
1452#define C_NPS_SCHD_IE (C_NPS_SCHD_TRIG + 1)
1453 { F_CLASS_OPTIONAL, { F_NPS_IE1, F_NPS_IE2, F_NPS_IE12, F_NULL}},
1454
1455#define C_NPS_SYNC (C_NPS_SCHD_IE + 1)
1456 { F_CLASS_REQUIRED, { F_NPS_SYNC_RD, F_NPS_SYNC_WR, F_NULL}},
1457
1458#define C_NPS_HWS_OFF (C_NPS_SYNC + 1)
1459 { F_CLASS_REQUIRED, { F_NPS_HWS_OFF, F_NULL}},
1460
1461#define C_NPS_HWS_RESTORE (C_NPS_HWS_OFF + 1)
1462 { F_CLASS_REQUIRED, { F_NPS_HWS_RESTORE, F_NULL}},
1463
537aefaf
AB		 1464#define C_NPS_SX (C_NPS_HWS_RESTORE + 1)
1465 { F_CLASS_OPTIONAL, { F_NPS_SX, F_NULL}},
1466
1467#define C_NPS_AR_AL (C_NPS_SX + 1)
1468 { F_CLASS_REQUIRED, { F_NPS_AR, F_NPS_AL, F_NULL}},
14053c19
GM		 1469
1470#define C_NPS_S (C_NPS_AR_AL + 1)
1471 { F_CLASS_REQUIRED, { F_NPS_S, F_NULL}},
1472
1473#define C_NPS_ZNCV (C_NPS_S + 1)
1474 { F_CLASS_REQUIRED, { F_NPS_ZNCV_RD, F_NPS_ZNCV_WR, F_NULL}},
9ba75c88
GM		 1475
1476#define C_NPS_P0 (C_NPS_ZNCV + 1)
1477 { F_CLASS_REQUIRED, { F_NPS_P0, F_NULL }},
1478
1479#define C_NPS_P1 (C_NPS_P0 + 1)
1480 { F_CLASS_REQUIRED, { F_NPS_P1, F_NULL }},
1481
1482#define C_NPS_P2 (C_NPS_P1 + 1)
1483 { F_CLASS_REQUIRED, { F_NPS_P2, F_NULL }},
1484
1485#define C_NPS_P3 (C_NPS_P2 + 1)
1486 { F_CLASS_REQUIRED, { F_NPS_P3, F_NULL }},
28215275
GM		 1487
1488#define C_NPS_LDBIT_DI (C_NPS_P3 + 1)
1489 { F_CLASS_REQUIRED, { F_NPS_LDBIT_DI, F_NULL }},
1490
1491#define C_NPS_LDBIT_CL1 (C_NPS_LDBIT_DI + 1)
1492 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL1, F_NULL }},
1493
1494#define C_NPS_LDBIT_CL2 (C_NPS_LDBIT_CL1 + 1)
1495 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL2, F_NULL }},
1496
1497#define C_NPS_LDBIT_X_1 (C_NPS_LDBIT_CL2 + 1)
1498 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_1, F_NPS_LDBIT_X4_1, F_NULL }},
1499
1500#define C_NPS_LDBIT_X_2 (C_NPS_LDBIT_X_1 + 1)
1501 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_2, F_NPS_LDBIT_X4_2, F_NULL }},
886a2506 1502};
252b5132 1503
b99747ae
CZ		 1504const unsigned char flags_none[] = { 0 };
1505const unsigned char flags_f[] = { C_F };
1506const unsigned char flags_cc[] = { C_CC };
1507const unsigned char flags_ccf[] = { C_CC, C_F };
1508
886a2506 1509/* The operands table.
252b5132 1510
886a2506 1511 The format of the operands table is:
47b0e7ad 1512
886a2506
NC		 1513 BITS SHIFT DEFAULT_RELOC FLAGS INSERT_FUN EXTRACT_FUN. */
1514const struct arc_operand arc_operands[] =
0d2bcfaf 1515{
886a2506
NC		 1516 /* The fields are bits, shift, insert, extract, flags. The zero
1517 index is used to indicate end-of-list. */
1518#define UNUSED 0
1519 { 0, 0, 0, 0, 0, 0 },
4eb6f892
AB		 1520
1521#define IGNORED (UNUSED + 1)
1522 { 0, 0, 0, ARC_OPERAND_IGNORE | ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, 0, 0 },
1523
886a2506
NC		 1524 /* The plain integer register fields. Used by 32 bit
1525 instructions. */
4eb6f892 1526#define RA (IGNORED + 1)
886a2506
NC		 1527 { 6, 0, 0, ARC_OPERAND_IR, 0, 0 },
1528#define RB (RA + 1)
1529 { 6, 12, 0, ARC_OPERAND_IR, insert_rb, extract_rb },
1530#define RC (RB + 1)
1531 { 6, 6, 0, ARC_OPERAND_IR, 0, 0 },
1532#define RBdup (RC + 1)
1533 { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rb, extract_rb },
1534
1535#define RAD (RBdup + 1)
1536 { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },
1537#define RCD (RAD + 1)
1538 { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0 },
1539
1540 /* The plain integer register fields. Used by short
1541 instructions. */
1542#define RA16 (RCD + 1)
1543#define RA_S (RCD + 1)
1544 { 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras },
1545#define RB16 (RA16 + 1)
1546#define RB_S (RA16 + 1)
1547 { 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs },
1548#define RB16dup (RB16 + 1)
1549#define RB_Sdup (RB16 + 1)
1550 { 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs },
1551#define RC16 (RB16dup + 1)
1552#define RC_S (RB16dup + 1)
1553 { 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs },
1554#define R6H (RC16 + 1) /* 6bit register field 'h' used
1555 by V1 cpus. */
1556 { 6, 5, 0, ARC_OPERAND_IR, insert_rhv1, extract_rhv1 },
1557#define R5H (R6H + 1) /* 5bit register field 'h' used
1558 by V2 cpus. */
1559#define RH_S (R6H + 1) /* 5bit register field 'h' used
1560 by V2 cpus. */
1561 { 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2 },
1562#define R5Hdup (R5H + 1)
1563#define RH_Sdup (R5H + 1)
1564 { 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE,
1565 insert_rhv2, extract_rhv2 },
1566
1567#define RG (R5Hdup + 1)
1568#define G_S (R5Hdup + 1)
1569 { 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s },
1570
1571 /* Fix registers. */
1572#define R0 (RG + 1)
1573#define R0_S (RG + 1)
1574 { 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0 },
1575#define R1 (R0 + 1)
1576#define R1_S (R0 + 1)
1577 { 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1 },
1578#define R2 (R1 + 1)
1579#define R2_S (R1 + 1)
1580 { 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2 },
1581#define R3 (R2 + 1)
1582#define R3_S (R2 + 1)
1583 { 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3 },
8ddf6b2a 1584#define RSP (R3 + 1)
886a2506
NC		 1585#define SP_S (R3 + 1)
1586 { 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp },
8ddf6b2a
CZ		 1587#define SPdup (RSP + 1)
1588#define SP_Sdup (RSP + 1)
886a2506
NC		 1589 { 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp },
1590#define GP (SPdup + 1)
1591#define GP_S (SPdup + 1)
1592 { 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp },
1593
1594#define PCL_S (GP + 1)
1595 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_pcl, extract_pcl },
1596
1597#define BLINK (PCL_S + 1)
1598#define BLINK_S (PCL_S + 1)
1599 { 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink },
1600
1601#define ILINK1 (BLINK + 1)
1602 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink1, extract_ilink1 },
1603#define ILINK2 (ILINK1 + 1)
1604 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink2, extract_ilink2 },
1605
1606 /* Long immediate. */
1607#define LIMM (ILINK2 + 1)
1608#define LIMM_S (ILINK2 + 1)
1609 { 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0 },
1610#define LIMMdup (LIMM + 1)
1611 { 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE, insert_limm, 0 },
1612
1613 /* Special operands. */
1614#define ZA (LIMMdup + 1)
1615#define ZB (LIMMdup + 1)
1616#define ZA_S (LIMMdup + 1)
1617#define ZB_S (LIMMdup + 1)
1618#define ZC_S (LIMMdup + 1)
1619 { 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0 },
1620
1621#define RRANGE_EL (ZA + 1)
1622 { 4, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK | ARC_OPERAND_TRUNCATE,
1623 insert_rrange, extract_rrange},
1624#define FP_EL (RRANGE_EL + 1)
1625 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1626 insert_fpel, extract_fpel },
1627#define BLINK_EL (FP_EL + 1)
1628 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1629 insert_blinkel, extract_blinkel },
1630#define PCL_EL (BLINK_EL + 1)
1631 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1632 insert_pclel, extract_pclel },
1633
1634 /* Fake operand to handle the T flag. */
1635#define BRAKET (PCL_EL + 1)
1636#define BRAKETdup (PCL_EL + 1)
1637 { 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0 },
1638
1639 /* Fake operand to handle the T flag. */
1640#define FKT_T (BRAKET + 1)
1641 { 1, 3, 0, ARC_OPERAND_FAKE, insert_Ybit, 0 },
1642 /* Fake operand to handle the T flag. */
1643#define FKT_NT (FKT_T + 1)
1644 { 1, 3, 0, ARC_OPERAND_FAKE, insert_NYbit, 0 },
1645
1646 /* UIMM6_20 mask = 00000000000000000000111111000000. */
1647#define UIMM6_20 (FKT_NT + 1)
1648 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_20, extract_uimm6_20},
1649
1650 /* SIMM12_20 mask = 00000000000000000000111111222222. */
1651#define SIMM12_20 (UIMM6_20 + 1)
1652 {12, 0, 0, ARC_OPERAND_SIGNED, insert_simm12_20, extract_simm12_20},
1653
1654 /* SIMM3_5_S mask = 0000011100000000. */
1655#define SIMM3_5_S (SIMM12_20 + 1)
1656 {3, 0, 0, ARC_OPERAND_SIGNED | ARC_OPERAND_NCHK,
1657 insert_simm3s, extract_simm3s},
1658
1659 /* UIMM7_A32_11_S mask = 0000000000011111. */
1660#define UIMM7_A32_11_S (SIMM3_5_S + 1)
1661 {7, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1662 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm7_a32_11_s,
1663 extract_uimm7_a32_11_s},
1664
1665 /* UIMM7_9_S mask = 0000000001111111. */
1666#define UIMM7_9_S (UIMM7_A32_11_S + 1)
1667 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_9_s, extract_uimm7_9_s},
1668
1669 /* UIMM3_13_S mask = 0000000000000111. */
1670#define UIMM3_13_S (UIMM7_9_S + 1)
1671 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_13_s, extract_uimm3_13_s},
1672
1673 /* SIMM11_A32_7_S mask = 0000000111111111. */
1674#define SIMM11_A32_7_S (UIMM3_13_S + 1)
1675 {11, 0, BFD_RELOC_ARC_SDA16_LD2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1676 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_7_s, extract_simm11_a32_7_s},
1677
1678 /* UIMM6_13_S mask = 0000000002220111. */
1679#define UIMM6_13_S (SIMM11_A32_7_S + 1)
1680 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_13_s, extract_uimm6_13_s},
1681 /* UIMM5_11_S mask = 0000000000011111. */
1682#define UIMM5_11_S (UIMM6_13_S + 1)
1683 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_IGNORE, insert_uimm5_11_s,
1684 extract_uimm5_11_s},
1685
1686 /* SIMM9_A16_8 mask = 00000000111111102000000000000000. */
1687#define SIMM9_A16_8 (UIMM5_11_S + 1)
1688 {9, 0, -SIMM9_A16_8, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1689 | ARC_OPERAND_PCREL | ARC_OPERAND_TRUNCATE, insert_simm9_a16_8,
1690 extract_simm9_a16_8},
1691
1692 /* UIMM6_8 mask = 00000000000000000000111111000000. */
1693#define UIMM6_8 (SIMM9_A16_8 + 1)
1694 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_8, extract_uimm6_8},
1695
1696 /* SIMM21_A16_5 mask = 00000111111111102222222222000000. */
1697#define SIMM21_A16_5 (UIMM6_8 + 1)
1698 {21, 0, BFD_RELOC_ARC_S21H_PCREL, ARC_OPERAND_SIGNED
1699 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE,
1700 insert_simm21_a16_5, extract_simm21_a16_5},
1701
1702 /* SIMM25_A16_5 mask = 00000111111111102222222222003333. */
1703#define SIMM25_A16_5 (SIMM21_A16_5 + 1)
1704 {25, 0, BFD_RELOC_ARC_S25H_PCREL, ARC_OPERAND_SIGNED
1705 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL,
1706 insert_simm25_a16_5, extract_simm25_a16_5},
1707
1708 /* SIMM10_A16_7_S mask = 0000000111111111. */
1709#define SIMM10_A16_7_S (SIMM25_A16_5 + 1)
1710 {10, 0, -SIMM10_A16_7_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1711 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm10_a16_7_s,
1712 extract_simm10_a16_7_s},
1713
1714#define SIMM10_A16_7_Sbis (SIMM10_A16_7_S + 1)
1715 {10, 0, -SIMM10_A16_7_Sbis, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1716 | ARC_OPERAND_TRUNCATE, insert_simm10_a16_7_s, extract_simm10_a16_7_s},
1717
1718 /* SIMM7_A16_10_S mask = 0000000000111111. */
1719#define SIMM7_A16_10_S (SIMM10_A16_7_Sbis + 1)
1720 {7, 0, -SIMM7_A16_10_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1721 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm7_a16_10_s,
1722 extract_simm7_a16_10_s},
1723
1724 /* SIMM21_A32_5 mask = 00000111111111002222222222000000. */
1725#define SIMM21_A32_5 (SIMM7_A16_10_S + 1)
1726 {21, 0, BFD_RELOC_ARC_S21W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1727 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a32_5,
1728 extract_simm21_a32_5},
1729
1730 /* SIMM25_A32_5 mask = 00000111111111002222222222003333. */
1731#define SIMM25_A32_5 (SIMM21_A32_5 + 1)
1732 {25, 0, BFD_RELOC_ARC_S25W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1733 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a32_5,
1734 extract_simm25_a32_5},
1735
1736 /* SIMM13_A32_5_S mask = 0000011111111111. */
1737#define SIMM13_A32_5_S (SIMM25_A32_5 + 1)
1738 {13, 0, BFD_RELOC_ARC_S13_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1739 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a32_5_s,
1740 extract_simm13_a32_5_s},
1741
1742 /* SIMM8_A16_9_S mask = 0000000001111111. */
1743#define SIMM8_A16_9_S (SIMM13_A32_5_S + 1)
1744 {8, 0, -SIMM8_A16_9_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1745 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm8_a16_9_s,
1746 extract_simm8_a16_9_s},
1747
1748 /* UIMM3_23 mask = 00000000000000000000000111000000. */
1749#define UIMM3_23 (SIMM8_A16_9_S + 1)
1750 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_23, extract_uimm3_23},
1751
1752 /* UIMM10_6_S mask = 0000001111111111. */
1753#define UIMM10_6_S (UIMM3_23 + 1)
1754 {10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_6_s, extract_uimm10_6_s},
1755
1756 /* UIMM6_11_S mask = 0000002200011110. */
1757#define UIMM6_11_S (UIMM10_6_S + 1)
1758 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_11_s, extract_uimm6_11_s},
1759
1760 /* SIMM9_8 mask = 00000000111111112000000000000000. */
1761#define SIMM9_8 (UIMM6_11_S + 1)
1762 {9, 0, BFD_RELOC_ARC_SDA_LDST, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE,
1763 insert_simm9_8, extract_simm9_8},
1764
1765 /* UIMM10_A32_8_S mask = 0000000011111111. */
1766#define UIMM10_A32_8_S (SIMM9_8 + 1)
1767 {10, 0, -UIMM10_A32_8_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1768 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm10_a32_8_s,
1769 extract_uimm10_a32_8_s},
1770
1771 /* SIMM9_7_S mask = 0000000111111111. */
1772#define SIMM9_7_S (UIMM10_A32_8_S + 1)
1773 {9, 0, BFD_RELOC_ARC_SDA16_LD, ARC_OPERAND_SIGNED, insert_simm9_7_s,
1774 extract_simm9_7_s},
1775
1776 /* UIMM6_A16_11_S mask = 0000000000011111. */
1777#define UIMM6_A16_11_S (SIMM9_7_S + 1)
1778 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1779 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm6_a16_11_s,
1780 extract_uimm6_a16_11_s},
1781
1782 /* UIMM5_A32_11_S mask = 0000020000011000. */
1783#define UIMM5_A32_11_S (UIMM6_A16_11_S + 1)
1784 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1785 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm5_a32_11_s,
1786 extract_uimm5_a32_11_s},
1787
1788 /* SIMM11_A32_13_S mask = 0000022222200111. */
1789#define SIMM11_A32_13_S (UIMM5_A32_11_S + 1)
1790 {11, 0, BFD_RELOC_ARC_SDA16_ST2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1791 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_13_s, extract_simm11_a32_13_s},
1792
1793 /* UIMM7_13_S mask = 0000000022220111. */
1794#define UIMM7_13_S (SIMM11_A32_13_S + 1)
1795 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_13_s, extract_uimm7_13_s},
1796
1797 /* UIMM6_A16_21 mask = 00000000000000000000011111000000. */
1798#define UIMM6_A16_21 (UIMM7_13_S + 1)
1799 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1800 | ARC_OPERAND_TRUNCATE, insert_uimm6_a16_21, extract_uimm6_a16_21},
1801
1802 /* UIMM7_11_S mask = 0000022200011110. */
1803#define UIMM7_11_S (UIMM6_A16_21 + 1)
1804 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_11_s, extract_uimm7_11_s},
1805
1806 /* UIMM7_A16_20 mask = 00000000000000000000111111000000. */
1807#define UIMM7_A16_20 (UIMM7_11_S + 1)
1808 {7, 0, -UIMM7_A16_20, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
1809 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm7_a16_20,
1810 extract_uimm7_a16_20},
1811
1812 /* SIMM13_A16_20 mask = 00000000000000000000111111222222. */
1813#define SIMM13_A16_20 (UIMM7_A16_20 + 1)
1814 {13, 0, -SIMM13_A16_20, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1815 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a16_20,
1816 extract_simm13_a16_20},
1817
1818 /* UIMM8_8_S mask = 0000000011111111. */
1819#define UIMM8_8_S (SIMM13_A16_20 + 1)
1820 {8, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm8_8_s, extract_uimm8_8_s},
1821
1822 /* W6 mask = 00000000000000000000111111000000. */
1823#define W6 (UIMM8_8_S + 1)
1824 {6, 0, 0, ARC_OPERAND_SIGNED, insert_w6, extract_w6},
1825
1826 /* UIMM6_5_S mask = 0000011111100000. */
1827#define UIMM6_5_S (W6 + 1)
1828 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_5_s, extract_uimm6_5_s},
e23e8ebe
AB		 1829
1830 /* ARC NPS400 Support: See comment near head of file. */
1831#define NPS_R_DST_3B (UIMM6_5_S + 1)
bdfe53e3 1832 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
e23e8ebe
AB		 1833
1834#define NPS_R_SRC1_3B (NPS_R_DST_3B + 1)
bdfe53e3 1835 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
e23e8ebe
AB		 1836
1837#define NPS_R_SRC2_3B (NPS_R_SRC1_3B + 1)
bdfe53e3 1838 { 3, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_21_src2, extract_nps_3bit_reg_at_21_src2 },
e23e8ebe
AB		 1839
1840#define NPS_R_DST (NPS_R_SRC2_3B + 1)
2cce10e7 1841 { 6, 21, 0, ARC_OPERAND_IR, NULL, NULL },
e23e8ebe
AB		 1842
1843#define NPS_R_SRC1 (NPS_R_DST + 1)
2cce10e7 1844 { 6, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },
e23e8ebe
AB		 1845
1846#define NPS_BITOP_DST_POS (NPS_R_SRC1 + 1)
1847 { 5, 5, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
1848
1849#define NPS_BITOP_SRC_POS (NPS_BITOP_DST_POS + 1)
1850 { 5, 0, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
1851
1852#define NPS_BITOP_SIZE (NPS_BITOP_SRC_POS + 1)
820f03ff 1853 { 5, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size, extract_nps_bitop_size },
e23e8ebe 1854
820f03ff
AB		 1855#define NPS_BITOP_DST_POS_SZ (NPS_BITOP_SIZE + 1)
1856 { 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_dst_pos_and_size, extract_nps_dst_pos_and_size },
1857
1858#define NPS_BITOP_SIZE_2B (NPS_BITOP_DST_POS_SZ + 1)
1859 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop_size_2b, extract_nps_bitop_size_2b },
1860
1861#define NPS_BITOP_UIMM8 (NPS_BITOP_SIZE_2B + 1)
1862 { 8, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_uimm8, extract_nps_bitop_uimm8 },
1863
1864#define NPS_UIMM16 (NPS_BITOP_UIMM8 + 1)
e23e8ebe 1865 { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
820f03ff 1866
14053c19
GM		 1867#define NPS_SIMM16 (NPS_UIMM16 + 1)
1868 { 16, 0, 0, ARC_OPERAND_SIGNED, NULL, NULL },
1869
1870#define NPS_RFLT_UIMM6 (NPS_SIMM16 + 1)
820f03ff 1871 { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_rflt_uimm6, extract_nps_rflt_uimm6 },
4b0c052e
AB		 1872
1873#define NPS_XLDST_UIMM16 (NPS_RFLT_UIMM6 + 1)
1874 { 16, 0, BFD_RELOC_ARC_NPS_CMEM16, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_cmem_uimm16, extract_nps_cmem_uimm16 },
537aefaf
AB		 1875
1876#define NPS_SRC2_POS (NPS_XLDST_UIMM16 + 1)
1877 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src2_pos, extract_nps_src2_pos },
1878
1879#define NPS_SRC1_POS (NPS_SRC2_POS + 1)
1880 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_src1_pos, extract_nps_src1_pos },
1881
1882#define NPS_ADDB_SIZE (NPS_SRC1_POS + 1)
1883 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_addb_size, extract_nps_addb_size },
1884
1885#define NPS_ANDB_SIZE (NPS_ADDB_SIZE + 1)
1886 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_andb_size, extract_nps_andb_size },
1887
1888#define NPS_FXORB_SIZE (NPS_ANDB_SIZE + 1)
1889 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_fxorb_size, extract_nps_fxorb_size },
1890
1891#define NPS_WXORB_SIZE (NPS_FXORB_SIZE + 1)
1892 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_wxorb_size, extract_nps_wxorb_size },
1893
1894#define NPS_R_XLDST (NPS_WXORB_SIZE + 1)
1895 { 6, 5, 0, ARC_OPERAND_IR, NULL, NULL },
1896
1897#define NPS_DIV_UIMM4 (NPS_R_XLDST + 1)
1898 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1899
1900#define NPS_QCMP_SIZE (NPS_DIV_UIMM4 + 1)
1901 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_qcmp_size, extract_nps_qcmp_size },
1902
1903#define NPS_QCMP_M1 (NPS_QCMP_SIZE + 1)
1904 { 1, 14, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m1 },
1905
1906#define NPS_QCMP_M2 (NPS_QCMP_M1 + 1)
1907 { 1, 15, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m2 },
1908
1909#define NPS_QCMP_M3 (NPS_QCMP_M2 + 1)
1910 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m3 },
1911
1912#define NPS_CALC_ENTRY_SIZE (NPS_QCMP_M3 + 1)
1913 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_calc_entry_size, extract_nps_calc_entry_size },
4eb6f892
AB		 1914
1915#define NPS_R_DST_3B_SHORT (NPS_CALC_ENTRY_SIZE + 1)
bdfe53e3 1916 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },
4eb6f892
AB		 1917
1918#define NPS_R_SRC1_3B_SHORT (NPS_R_DST_3B_SHORT + 1)
bdfe53e3 1919 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },
4eb6f892
AB		 1920
1921#define NPS_R_SRC2_3B_SHORT (NPS_R_SRC1_3B_SHORT + 1)
bdfe53e3 1922 { 3, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_5_src2, extract_nps_3bit_reg_at_5_src2 },
4eb6f892
AB		 1923
1924#define NPS_BITOP_SIZE2 (NPS_R_SRC2_3B_SHORT + 1)
1925 { 5, 25, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop2_size, extract_nps_bitop2_size },
1926
1927#define NPS_BITOP_SIZE1 (NPS_BITOP_SIZE2 + 1)
1928 { 5, 20, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bitop1_size, extract_nps_bitop1_size },
1929
1930#define NPS_BITOP_DST_POS3_POS4 (NPS_BITOP_SIZE1 + 1)
1931 { 5, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_dst_pos3_pos4, extract_nps_bitop_dst_pos3_pos4 },
1932
1933#define NPS_BITOP_DST_POS4 (NPS_BITOP_DST_POS3_POS4 + 1)
bdfe53e3 1934 { 5, 42, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 1935
1936#define NPS_BITOP_DST_POS3 (NPS_BITOP_DST_POS4 + 1)
bdfe53e3 1937 { 5, 37, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 1938
1939#define NPS_BITOP_DST_POS2 (NPS_BITOP_DST_POS3 + 1)
1940 { 5, 15, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1941
1942#define NPS_BITOP_DST_POS1 (NPS_BITOP_DST_POS2 + 1)
1943 { 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1944
1945#define NPS_BITOP_SRC_POS4 (NPS_BITOP_DST_POS1 + 1)
bdfe53e3 1946 { 5, 32, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 1947
1948#define NPS_BITOP_SRC_POS3 (NPS_BITOP_SRC_POS4 + 1)
1949 { 5, 20, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1950
1951#define NPS_BITOP_SRC_POS2 (NPS_BITOP_SRC_POS3 + 1)
1952 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1953
1954#define NPS_BITOP_SRC_POS1 (NPS_BITOP_SRC_POS2 + 1)
1955 { 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1956
bdfe53e3
AB		 1957#define NPS_BITOP_MOD4 (NPS_BITOP_SRC_POS1 + 1)
1958 { 2, 0, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_mod4, extract_nps_bitop_mod4 },
4eb6f892 1959
bdfe53e3 1960#define NPS_BITOP_MOD3 (NPS_BITOP_MOD4 + 1)
4eb6f892
AB		 1961 { 2, 29, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1962
1963#define NPS_BITOP_MOD2 (NPS_BITOP_MOD3 + 1)
1964 { 2, 27, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1965
1966#define NPS_BITOP_MOD1 (NPS_BITOP_MOD2 + 1)
1967 { 2, 25, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1968
1969#define NPS_BITOP_INS_EXT (NPS_BITOP_MOD1 + 1)
1970 { 5, 20, 0, ARC_OPERAND_UNSIGNED, insert_nps_bitop_ins_ext, extract_nps_bitop_ins_ext },
14053c19
GM		 1971
1972#define NPS_FIELD_START_POS (NPS_BITOP_INS_EXT + 1)
1973 { 3, 3, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1974
1975#define NPS_FIELD_SIZE (NPS_FIELD_START_POS + 1)
1976 { 3, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_field_size, extract_nps_field_size },
1977
1978#define NPS_SHIFT_FACTOR (NPS_FIELD_SIZE + 1)
1979 { 3, 9, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_shift_factor, extract_nps_shift_factor },
1980
1981#define NPS_BITS_TO_SCRAMBLE (NPS_SHIFT_FACTOR + 1)
1982 { 3, 12, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bits_to_scramble, extract_nps_bits_to_scramble },
1983
1984#define NPS_SRC2_POS_5B (NPS_BITS_TO_SCRAMBLE + 1)
1985 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
1986
1987#define NPS_BDLEN_MAX_LEN (NPS_SRC2_POS_5B + 1)
1988 { 8, 5, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bdlen_max_len, extract_nps_bdlen_max_len },
1989
1990#define NPS_MIN_HOFS (NPS_BDLEN_MAX_LEN + 1)
1991 { 4, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_min_hofs, extract_nps_min_hofs },
1992
1993#define NPS_PSBC (NPS_MIN_HOFS + 1)
1994 { 1, 11, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
9ba75c88
GM		 1995
1996#define NPS_DPI_DST (NPS_PSBC + 1)
1997 { 5, 11, 0, ARC_OPERAND_IR, NULL, NULL },
1998
1999 /* NPS_DPI_SRC1_3B is similar to NPS_R_SRC1_3B but doesn't duplicate an operand */
2000#define NPS_DPI_SRC1_3B (NPS_DPI_DST + 1)
bdfe53e3 2001 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
9ba75c88
GM		 2002
2003#define NPS_HASH_WIDTH (NPS_DPI_SRC1_3B + 1)
2004 { 5, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_width, extract_nps_hash_width },
2005
2006#define NPS_HASH_PERM (NPS_HASH_WIDTH + 1)
2007 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2008
2009#define NPS_HASH_NONLINEAR (NPS_HASH_PERM + 1)
2010 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2011
2012#define NPS_HASH_BASEMAT (NPS_HASH_NONLINEAR + 1)
2013 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2014
2015#define NPS_HASH_LEN (NPS_HASH_BASEMAT + 1)
2016 { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_hash_len, extract_nps_hash_len },
2017
2018#define NPS_HASH_OFS (NPS_HASH_LEN + 1)
2019 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2020
2021#define NPS_HASH_BASEMAT2 (NPS_HASH_OFS + 1)
2022 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2023
2024#define NPS_E4BY_INDEX0 (NPS_HASH_BASEMAT2 + 1)
2025 { 3, 8, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2026
2027#define NPS_E4BY_INDEX1 (NPS_E4BY_INDEX0 + 1)
2028 { 3, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2029
2030#define NPS_E4BY_INDEX2 (NPS_E4BY_INDEX1 + 1)
2031 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2032
2033#define NPS_E4BY_INDEX3 (NPS_E4BY_INDEX2 + 1)
2034 { 2, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_index3, extract_nps_index3 },
db18dbab
GM		 2035
2036#define COLON (NPS_E4BY_INDEX3 + 1)
2037 { 0, 0, 0, ARC_OPERAND_COLON | ARC_OPERAND_FAKE, NULL, NULL },
2038
2039#define NPS_BD (COLON + 1)
2040 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_bd, extract_nps_bd },
2041
2042#define NPS_JID (NPS_BD + 1)
2043 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_jid, extract_nps_jid },
2044
2045#define NPS_LBD (NPS_JID + 1)
2046 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_lbd, extract_nps_lbd },
2047
2048#define NPS_MBD (NPS_LBD + 1)
2049 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_mbd, extract_nps_mbd },
2050
2051#define NPS_SD (NPS_MBD + 1)
2052 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_sd, extract_nps_sd },
2053
2054#define NPS_SM (NPS_SD + 1)
2055 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_sm, extract_nps_sm },
2056
2057#define NPS_XA (NPS_SM + 1)
2058 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_xa, extract_nps_xa },
2059
2060#define NPS_XD (NPS_XA + 1)
2061 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_xd, extract_nps_xd },
2062
2063#define NPS_CD (NPS_XD + 1)
2064 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cd, extract_nps_cd },
2065
2066#define NPS_CBD (NPS_CD + 1)
2067 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cbd, extract_nps_cbd },
2068
2069#define NPS_CJID (NPS_CBD + 1)
2070 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cjid, extract_nps_cjid },
2071
2072#define NPS_CLBD (NPS_CJID + 1)
2073 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_clbd, extract_nps_clbd },
2074
2075#define NPS_CM (NPS_CLBD + 1)
2076 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cm, extract_nps_cm },
2077
2078#define NPS_CSD (NPS_CM + 1)
2079 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_csd, extract_nps_csd },
2080
2081#define NPS_CXA (NPS_CSD + 1)
2082 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cxa, extract_nps_cxa },
2083
2084#define NPS_CXD (NPS_CXA + 1)
2085 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK, insert_nps_cxd, extract_nps_cxd },
2086
2087#define NPS_BD_TYPE (NPS_CXD + 1)
2088 { 1, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2089
2090#define NPS_BMU_NUM (NPS_BD_TYPE + 1)
2091 { 3, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_bd_num_buff, extract_nps_bd_num_buff },
2092
2093#define NPS_PMU_NXT_DST (NPS_BMU_NUM + 1)
2094 { 4, 6, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2095
2096#define NPS_PMU_NUM_JOB (NPS_PMU_NXT_DST + 1)
2097 { 2, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_pmu_num_job, extract_nps_pmu_num_job },
bdfe53e3
AB		 2098
2099#define NPS_R_DST_3B_48 (NPS_PMU_NUM_JOB + 1)
2100 { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },
2101
2102#define NPS_R_SRC1_3B_48 (NPS_R_DST_3B_48 + 1)
2103 { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },
2104
2105#define NPS_R_SRC2_3B_48 (NPS_R_SRC1_3B_48 + 1)
2106 { 3, 37, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_37_src2, extract_nps_3bit_reg_at_37_src2 },
2107
2108#define NPS_R_DST_3B_64 (NPS_R_SRC2_3B_48 + 1)
2109 { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },
2110
2111#define NPS_R_SRC1_3B_64 (NPS_R_DST_3B_64 + 1)
2112 { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },
2113
2114#define NPS_R_SRC2_3B_64 (NPS_R_SRC1_3B_64 + 1)
2115 { 3, 53, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_3bit_reg_at_53_src2, extract_nps_3bit_reg_at_53_src2 },
0d2bcfaf 2116
5a736821
GM		 2117#define NPS_RA_64 (NPS_R_SRC2_3B_64 + 1)
2118 { 6, 53, 0, ARC_OPERAND_IR, NULL, NULL },
2119
2120#define NPS_RB_64 (NPS_RA_64 + 1)
2121 { 5, 48, 0, ARC_OPERAND_IR, NULL, NULL },
2122
2123#define NPS_RBdup_64 (NPS_RB_64 + 1)
2124 { 5, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },
2125
2126#define NPS_RBdouble_64 (NPS_RBdup_64 + 1)
2127 { 10, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_nps_rbdouble_64, extract_nps_rbdouble_64 },
2128
2129#define NPS_RC_64 (NPS_RBdouble_64 + 1)
2130 { 5, 43, 0, ARC_OPERAND_IR, NULL, NULL },
2131
2132#define NPS_UIMM16_0_64 (NPS_RC_64 + 1)
2133 { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2134
2135#define NPS_PROTO_SIZE (NPS_UIMM16_0_64 + 1)
2136 { 6, 16, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, insert_nps_proto_size, extract_nps_proto_size }
2137};
886a2506 2138const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);
0d2bcfaf 2139
886a2506
NC		 2140const unsigned arc_Toperand = FKT_T;
2141const unsigned arc_NToperand = FKT_NT;
47b0e7ad 2142
b99747ae
CZ		 2143const unsigned char arg_none[] = { 0 };
2144const unsigned char arg_32bit_rarbrc[] = { RA, RB, RC };
2145const unsigned char arg_32bit_zarbrc[] = { ZA, RB, RC };
2146const unsigned char arg_32bit_rbrbrc[] = { RB, RBdup, RC };
2147const unsigned char arg_32bit_rarbu6[] = { RA, RB, UIMM6_20 };
2148const unsigned char arg_32bit_zarbu6[] = { ZA, RB, UIMM6_20 };
2149const unsigned char arg_32bit_rbrbu6[] = { RB, RBdup, UIMM6_20 };
2150const unsigned char arg_32bit_rbrbs12[] = { RB, RBdup, SIMM12_20 };
2151const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };
2152const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };
2153const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };
2154const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };
2155
2156const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };
2157const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };
2158const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };
2159
2160const unsigned char arg_32bit_zalimms12[] = { ZA, LIMM, SIMM12_20 };
2161const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };
2162const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };
2163
2164const unsigned char arg_32bit_rbrc[] = { RB, RC };
2165const unsigned char arg_32bit_zarc[] = { ZA, RC };
2166const unsigned char arg_32bit_rbu6[] = { RB, UIMM6_20 };
2167const unsigned char arg_32bit_zau6[] = { ZA, UIMM6_20 };
2168const unsigned char arg_32bit_rblimm[] = { RB, LIMM };
2169const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };
2170
2171const unsigned char arg_32bit_limmrc[] = { LIMM, RC };
2172const unsigned char arg_32bit_limmu6[] = { LIMM, UIMM6_20 };
2173const unsigned char arg_32bit_limms12[] = { LIMM, SIMM12_20 };
2174const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };
2175
945e0f82
CZ		 2176const unsigned char arg_32bit_rc[] = { RC };
2177const unsigned char arg_32bit_u6[] = { UIMM6_20 };
2178const unsigned char arg_32bit_limm[] = { LIMM };
2179
886a2506 2180/* The opcode table.
0d2bcfaf 2181
886a2506 2182 The format of the opcode table is:
0d2bcfaf 2183
1328504b
AB		 2184 NAME OPCODE MASK CPU CLASS SUBCLASS { OPERANDS } { FLAGS }.
2185
2186 The table is organised such that, where possible, all instructions with
2187 the same mnemonic are together in a block. When the assembler searches
2188 for a suitable instruction the entries are checked in table order, so
2189 more specific, or specialised cases should appear earlier in the table.
2190
2191 As an example, consider two instructions 'add a,b,u6' and 'add
2192 a,b,limm'. The first takes a 6-bit immediate that is encoded within the
2193 32-bit instruction, while the second takes a 32-bit immediate that is
2194 encoded in a follow-on 32-bit, making the total instruction length
2195 64-bits. In this case the u6 variant must appear first in the table, as
2196 all u6 immediates could also be encoded using the 'limm' extension,
2197 however, we want to use the shorter instruction wherever possible.
2198
2199 It is possible though to split instructions with the same mnemonic into
2200 multiple groups. However, the instructions are still checked in table
2201 order, even across groups. The only time that instructions with the
2202 same mnemonic should be split into different groups is when different
2203 variants of the instruction appear in different architectures, in which
2204 case, grouping all instructions from a particular architecture together
2205 might be preferable to merging the instruction into the main instruction
2206 table.
2207
2208 An example of this split instruction groups can be found with the 'sync'
2209 instruction. The core arc architecture provides a 'sync' instruction,
2210 while the nps instruction set extension provides 'sync.rd' and
2211 'sync.wr'. The rd/wr flags are instruction flags, not part of the
2212 mnemonic, so we end up with two groups for the sync instruction, the
2213 first within the core arc instruction table, and the second within the
2214 nps extension instructions. */
886a2506 2215const struct arc_opcode arc_opcodes[] =
0d2bcfaf 2216{
886a2506 2217#include "arc-tbl.h"
e23e8ebe 2218#include "arc-nps400-tbl.h"
f2dd8838 2219#include "arc-ext-tbl.h"
0d2bcfaf 2220
b99747ae
CZ		 2221 { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }
2222};
252b5132 2223
886a2506
NC		 2224/* List with special cases instructions and the applicable flags. */
2225const struct arc_flag_special arc_flag_special_cases[] =
252b5132 2226{
886a2506
NC		 2227 { "b", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2228 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2229 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2230 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2231 { "bl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2232 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2233 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2234 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2235 { "br", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2236 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2237 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2238 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2239 { "j", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2240 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2241 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2242 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2243 { "jl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2244 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2245 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2246 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2247 { "lp", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2248 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2249 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2250 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2251 { "set", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2252 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2253 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2254 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2255 { "ld", { F_SIZEB17, F_SIZEW17, F_H17, F_NULL } },
2256 { "st", { F_SIZEB1, F_SIZEW1, F_H1, F_NULL } }
2257};
252b5132 2258
886a2506 2259const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);
252b5132 2260
886a2506 2261/* Relocations. */
886a2506
NC		 2262const struct arc_reloc_equiv_tab arc_reloc_equiv[] =
2263{
24b368f8
CZ		 2264 { "sda", "ld", { F_ASFAKE, F_H1, F_NULL },
2265 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2266 { "sda", "st", { F_ASFAKE, F_H1, F_NULL },
2267 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2268 { "sda", "ld", { F_ASFAKE, F_SIZEW7, F_NULL },
2269 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2270 { "sda", "st", { F_ASFAKE, F_SIZEW7, F_NULL },
2271 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2272
2273 /* Next two entries will cover the undefined behavior ldb/stb with
2274 address scaling. */
2275 { "sda", "ld", { F_ASFAKE, F_SIZEB7, F_NULL },
2276 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2277 { "sda", "st", { F_ASFAKE, F_SIZEB7, F_NULL },
2278 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST},
2279
2280 { "sda", "ld", { F_ASFAKE, F_NULL },
2281 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2282 { "sda", "st", { F_ASFAKE, F_NULL },
2283 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
2284 { "sda", "ldd", { F_ASFAKE, F_NULL },
2285 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2286 { "sda", "std", { F_ASFAKE, F_NULL },
2287 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
886a2506
NC		 2288
2289 /* Short instructions. */
24b368f8
CZ		 2290 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD, BFD_RELOC_ARC_SDA16_LD },
2291 { "sda", 0, { F_NULL }, -SIMM10_A16_7_Sbis, BFD_RELOC_ARC_SDA16_LD1 },
2292 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD2, BFD_RELOC_ARC_SDA16_LD2 },
2293 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_ST2, BFD_RELOC_ARC_SDA16_ST2 },
2294
2295 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_SDA32_ME },
2296 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2297
2298 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25H_PCREL,
2299 BFD_RELOC_ARC_S25H_PCREL_PLT },
2300 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21H_PCREL,
2301 BFD_RELOC_ARC_S21H_PCREL_PLT },
2302 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25W_PCREL,
2303 BFD_RELOC_ARC_S25W_PCREL_PLT },
2304 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21W_PCREL,
2305 BFD_RELOC_ARC_S21W_PCREL_PLT },
2306
2307 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_PLT32 }
886a2506 2308};
252b5132 2309
886a2506 2310const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);
252b5132 2311
886a2506 2312const struct arc_pseudo_insn arc_pseudo_insns[] =
0d2bcfaf 2313{
886a2506
NC		 2314 { "push", "st", ".aw", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2315 { RB, 1, 28, 2 }, { SIMM9_8, 1, -4, 3 },
2316 { BRAKETdup, 1, 0, 4} } },
2317 { "pop", "ld", ".ab", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2318 { RB, 1, 28, 2 }, { SIMM9_8, 1, 4, 3 },
2319 { BRAKETdup, 1, 0, 4} } },
2320
2321 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2322 { SIMM9_A16_8, 0, 0, 2 } } },
2323 { "brgt", "brge", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2324 { SIMM9_A16_8, 0, 0, 2 } } },
2325 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2326 { SIMM9_A16_8, 0, 0, 2 } } },
2327 { "brgt", "brlt", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2328 { SIMM9_A16_8, 0, 0, 2 } } },
2329 { "brgt", "brge", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2330 { SIMM9_A16_8, 0, 0, 2 } } },
2331
2332 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2333 { SIMM9_A16_8, 0, 0, 2 } } },
2334 { "brhi", "brhs", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2335 { SIMM9_A16_8, 0, 0, 2 } } },
2336 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2337 { SIMM9_A16_8, 0, 0, 2 } } },
2338 { "brhi", "brlo", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2339 { SIMM9_A16_8, 0, 0, 2 } } },
2340 { "brhi", "brhs", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2341 { SIMM9_A16_8, 0, 0, 2 } } },
2342
2343 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2344 { SIMM9_A16_8, 0, 0, 2 } } },
2345 { "brle", "brlt", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2346 { SIMM9_A16_8, 0, 0, 2 } } },
2347 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2348 { SIMM9_A16_8, 0, 0, 2 } } },
2349 { "brle", "brge", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2350 { SIMM9_A16_8, 0, 0, 2 } } },
2351 { "brle", "brlt", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2352 { SIMM9_A16_8, 0, 0, 2 } } },
2353
2354 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2355 { SIMM9_A16_8, 0, 0, 2 } } },
2356 { "brls", "brlo", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2357 { SIMM9_A16_8, 0, 0, 2 } } },
2358 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2359 { SIMM9_A16_8, 0, 0, 2 } } },
2360 { "brls", "brhs", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2361 { SIMM9_A16_8, 0, 0, 2 } } },
2362 { "brls", "brlo", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2363 { SIMM9_A16_8, 0, 0, 2 } } },
2364};
0d2bcfaf 2365
886a2506
NC		 2366const unsigned arc_num_pseudo_insn =
2367 sizeof (arc_pseudo_insns) / sizeof (*arc_pseudo_insns);
0d2bcfaf 2368
886a2506 2369const struct arc_aux_reg arc_aux_regs[] =
0d2bcfaf 2370{
886a2506 2371#undef DEF
f36e33da
CZ		 2372#define DEF(ADDR, CPU, SUBCLASS, NAME) \
2373 { ADDR, CPU, SUBCLASS, #NAME, sizeof (#NAME)-1 },
0d2bcfaf 2374
886a2506 2375#include "arc-regs.h"
0d2bcfaf 2376
886a2506
NC		 2377#undef DEF
2378};
0d2bcfaf 2379
886a2506 2380const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);
4670103e
CZ		 2381
2382/* NOTE: The order of this array MUST be consistent with 'enum
2383 arc_rlx_types' located in tc-arc.h! */
2384const struct arc_opcode arc_relax_opcodes[] =
2385{
2386 { NULL, 0x0, 0x0, 0x0, ARITH, NONE, { UNUSED }, { 0 } },
2387
2388 /* bl_s s13 11111sssssssssss. */
2389 { "bl_s", 0x0000F800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2390 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2391 { SIMM13_A32_5_S }, { 0 }},
2392
2393 /* bl<.d> s25 00001sssssssss10SSSSSSSSSSNRtttt. */
2394 { "bl", 0x08020000, 0xF8030000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2395 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2396 { SIMM25_A32_5 }, { C_D }},
2397
2398 /* b_s s10 1111000sssssssss. */
2399 { "b_s", 0x0000F000, 0x0000FE00, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2400 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2401 { SIMM10_A16_7_S }, { 0 }},
2402
2403 /* b<.d> s25 00000ssssssssss1SSSSSSSSSSNRtttt. */
2404 { "b", 0x00010000, 0xF8010000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2405 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2406 { SIMM25_A16_5 }, { C_D }},
2407
2408 /* add_s c,b,u3 01101bbbccc00uuu. Wants UIMM3_13_S_PCREL. */
2409 { "add_s", 0x00006800, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2410 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2411 { RC_S, RB_S, UIMM3_13_S }, { 0 }},
2412
2413 /* add<.f> a,b,u6 00100bbb01000000FBBBuuuuuuAAAAAA. Wants
2414 UIMM6_20_PCREL. */
2415 { "add", 0x20400000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2416 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2417 { RA, RB, UIMM6_20 }, { C_F }},
2418
2419 /* add<.f> a,b,limm 00100bbb00000000FBBB111110AAAAAA. */
2420 { "add", 0x20000F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2421 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2422 { RA, RB, LIMM }, { C_F }},
2423
2424 /* ld_s c,b,u7 10000bbbcccuuuuu. Wants UIMM7_A32_11_S_PCREL. */
2425 { "ld_s", 0x00008000, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2426 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2427 { RC_S, BRAKET, RB_S, UIMM7_A32_11_S, BRAKETdup }, { 0 }},
2428
2429 /* ld<.di><.aa><.x><zz> a,b,s9
2430 00010bbbssssssssSBBBDaaZZXAAAAAA. Wants SIMM9_8_PCREL. */
2431 { "ld", 0x10000000, 0xF8000000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2432 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2433 { RA, BRAKET, RB, SIMM9_8, BRAKETdup },
2434 { C_ZZ23, C_DI20, C_AA21, C_X25 }},
2435
2436 /* ld<.di><.aa><.x><zz> a,b,limm 00100bbbaa110ZZXDBBB111110AAAAAA. */
2437 { "ld", 0x20300F80, 0xF8380FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2438 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2439 { RA, BRAKET, RB, LIMM, BRAKETdup },
2440 { C_ZZ13, C_DI16, C_AA8, C_X15 }},
2441
2442 /* mov_s b,u8 11011bbbuuuuuuuu. Wants UIMM8_8_S_PCREL. */
2443 { "mov_s", 0x0000D800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2444 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2445 { RB_S, UIMM8_8_S }, { 0 }},
2446
2447 /* mov<.f> b,s12 00100bbb10001010FBBBssssssSSSSSS. Wants
2448 SIMM12_20_PCREL. */
2449 { "mov", 0x208A0000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2450 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2451 { RB, SIMM12_20 }, { C_F }},
2452
2453 /* mov<.f> b,limm 00100bbb00001010FBBB111110RRRRRR. */
2454 { "mov", 0x200A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2455 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2456 { RB, LIMM }, { C_F }},
2457
2458 /* sub_s c,b,u3 01101bbbccc01uuu. UIMM3_13_S_PCREL. */
2459 { "sub_s", 0x00006808, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2460 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2461 { RC_S, RB_S, UIMM3_13_S }, { 0 }},
2462
2463 /* sub<.f> a,b,u6 00100bbb01000010FBBBuuuuuuAAAAAA.
2464 UIMM6_20_PCREL. */
2465 { "sub", 0x20420000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2466 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2467 { RA, RB, UIMM6_20 }, { C_F }},
2468
2469 /* sub<.f> a,b,limm 00100bbb00000010FBBB111110AAAAAA. */
2470 { "sub", 0x20020F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2471 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2472 { RA, RB, LIMM }, { C_F }},
2473
2474 /* mpy<.f> a,b,u6 00100bbb01011010FBBBuuuuuuAAAAAA.
2475 UIMM6_20_PCREL. */
2476 { "mpy", 0x205A0000, 0xF8FF0000, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
2477 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, UIMM6_20 }, { C_F }},
2478
2479 /* mpy<.f> a,b,limm 00100bbb00011010FBBB111110AAAAAA. */
2480 { "mpy", 0x201A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
2481 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, LIMM }, { C_F }},
2482
2483 /* mov<.f><.cc> b,u6 00100bbb11001010FBBBuuuuuu1QQQQQ.
2484 UIMM6_20_PCREL. */
2485 { "mov", 0x20CA0020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2486 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2487 { RB, UIMM6_20 }, { C_F, C_CC }},
2488
2489 /* mov<.f><.cc> b,limm 00100bbb11001010FBBB1111100QQQQQ. */
2490 { "mov", 0x20CA0F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2491 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2492 { RB, LIMM }, { C_F, C_CC }},
2493
2494 /* add<.f><.cc> b,b,u6 00100bbb11000000FBBBuuuuuu1QQQQQ.
2495 UIMM6_20_PCREL. */
2496 { "add", 0x20C00020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2497 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2498 { RB, RBdup, UIMM6_20 }, { C_F, C_CC }},
2499
2500 /* add<.f><.cc> b,b,limm 00100bbb11000000FBBB1111100QQQQQ. */
2501 { "add", 0x20C00F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2502 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2503 { RB, RBdup, LIMM }, { C_F, C_CC }}
2504};
2505
2506const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);
4eb6f892 2507
bdfe53e3 2508/* Return length of an opcode in bytes. */
06fe285f
GM		 2509
2510int
2511arc_opcode_len (const struct arc_opcode *opcode)
2512{
2513 if (opcode->mask < 0x10000ull)
2514 return 2;
bdfe53e3
AB		 2515
2516 if (opcode->mask < 0x100000000ull)
2517 return 4;
2518
2519 if (opcode->mask < 0x1000000000000ull)
2520 return 6;
2521
2522 return 8;
06fe285f 2523}
GDB Binutils - Deliverables
This page took 1.590803 seconds and 4 git commands to generate.