projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[ARC] Add SJLI instruction.
[deliverable/binutils-gdb.git] / opcodes / arc-opc.c
CommitLineData
252b5132 1/* Opcode table for the ARC.
2571583a 2 Copyright (C) 1994-2017 Free Software Foundation, Inc.
886a2506
NC		 3
4 Contributed by Claudiu Zissulescu (claziss@synopsys.com)
bcee8eb8 5
9b201bb5
NC		 6 This file is part of libopcodes.
7
8 This library is free software; you can redistribute it and/or modify
252b5132 9 it under the terms of the GNU General Public License as published by
9b201bb5 10 the Free Software Foundation; either version 3, or (at your option)
252b5132
RH		 11 any later version.
12
9b201bb5
NC		 13 It is distributed in the hope that it will be useful, but WITHOUT
14 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
16 License for more details.
252b5132
RH		 17
18 You should have received a copy of the GNU General Public License
0d2bcfaf 19 along with this program; if not, write to the Free Software Foundation,
f4321104 20 Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
252b5132 21
5bd67f35 22#include "sysdep.h"
252b5132 23#include <stdio.h>
d943fe33 24#include "bfd.h"
252b5132 25#include "opcode/arc.h"
47b0e7ad 26#include "opintl.h"
886a2506 27#include "libiberty.h"
252b5132 28
e23e8ebe 29/* ARC NPS400 Support: The ARC NPS400 core is an ARC700 with some custom
ce440d63 30 instructions. All NPS400 features are built into all ARC target builds as
e23e8ebe
AB		 31 this reduces the chances that regressions might creep in. */
32
abe7c33b 33/* Insert RA register into a 32-bit opcode, with checks. */
c0c31e91 34
abe7c33b 35static unsigned long long
c0c31e91
RZ		 36insert_ra_chk (unsigned long long insn,
37 long long value,
38 const char ** errmsg)
abe7c33b
CZ		 39{
40 if (value == 60)
41 *errmsg = _("LP_COUNT register cannot be used as destination register");
42
43 return insn | (value & 0x3F);
44}
c0c31e91 45
886a2506 46/* Insert RB register into a 32-bit opcode. */
c0c31e91 47
bdfe53e3 48static unsigned long long
c0c31e91
RZ		 49insert_rb (unsigned long long insn,
50 long long value,
51 const char ** errmsg ATTRIBUTE_UNUSED)
252b5132 52{
886a2506
NC		 53 return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);
54}
0d2bcfaf 55
abe7c33b 56/* Insert RB register with checks. */
c0c31e91 57
abe7c33b 58static unsigned long long
c0c31e91
RZ		 59insert_rb_chk (unsigned long long insn,
60 long long value,
61 const char ** errmsg)
abe7c33b
CZ		 62{
63 if (value == 60)
64 *errmsg = _("LP_COUNT register cannot be used as destination register");
65
66 return insn | ((value & 0x07) << 24) | (((value >> 3) & 0x07) << 12);
67}
68
c0c31e91
RZ		 69static long long
70extract_rb (unsigned long long insn,
71 bfd_boolean * invalid)
886a2506
NC		 72{
73 int value = (((insn >> 12) & 0x07) << 3) | ((insn >> 24) & 0x07);
0d2bcfaf 74
886a2506
NC		 75 if (value == 0x3e && invalid)
76 *invalid = TRUE; /* A limm operand, it should be extracted in a
77 different way. */
252b5132 78
886a2506
NC		 79 return value;
80}
252b5132 81
bdfe53e3 82static unsigned long long
c0c31e91
RZ		 83insert_rad (unsigned long long insn,
84 long long value,
85 const char ** errmsg)
886a2506
NC		 86{
87 if (value & 0x01)
abe7c33b
CZ		 88 *errmsg = _("cannot use odd number destination register");
89 if (value == 60)
90 *errmsg = _("LP_COUNT register cannot be used as destination register");
0d2bcfaf 91
886a2506
NC		 92 return insn | (value & 0x3F);
93}
0d2bcfaf 94
bdfe53e3 95static unsigned long long
c0c31e91
RZ		 96insert_rcd (unsigned long long insn,
97 long long value,
98 const char ** errmsg)
886a2506
NC		 99{
100 if (value & 0x01)
abe7c33b 101 *errmsg = _("cannot use odd number source register");
0d2bcfaf 102
886a2506
NC		 103 return insn | ((value & 0x3F) << 6);
104}
252b5132 105
886a2506 106/* Dummy insert ZERO operand function. */
252b5132 107
bdfe53e3 108static unsigned long long
c0c31e91
RZ		 109insert_za (unsigned long long insn,
110 long long value,
111 const char ** errmsg)
886a2506
NC		 112{
113 if (value)
114 *errmsg = _("operand is not zero");
115 return insn;
116}
252b5132 117
886a2506
NC		 118/* Insert Y-bit in bbit/br instructions. This function is called only
119 when solving fixups. */
252b5132 120
bdfe53e3 121static unsigned long long
c0c31e91
RZ		 122insert_Ybit (unsigned long long insn,
123 long long value,
124 const char ** errmsg ATTRIBUTE_UNUSED)
886a2506
NC		 125{
126 if (value > 0)
127 insn |= 0x08;
252b5132 128
886a2506
NC		 129 return insn;
130}
252b5132 131
886a2506
NC		 132/* Insert Y-bit in bbit/br instructions. This function is called only
133 when solving fixups. */
252b5132 134
bdfe53e3 135static unsigned long long
c0c31e91
RZ		 136insert_NYbit (unsigned long long insn,
137 long long value,
138 const char ** errmsg ATTRIBUTE_UNUSED)
886a2506
NC		 139{
140 if (value < 0)
141 insn |= 0x08;
0d2bcfaf 142
886a2506
NC		 143 return insn;
144}
252b5132 145
886a2506 146/* Insert H register into a 16-bit opcode. */
252b5132 147
bdfe53e3 148static unsigned long long
c0c31e91
RZ		 149insert_rhv1 (unsigned long long insn,
150 long long value,
151 const char ** errmsg ATTRIBUTE_UNUSED)
886a2506
NC		 152{
153 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x07);
154}
252b5132 155
c0c31e91
RZ		 156static long long
157extract_rhv1 (unsigned long long insn,
158 bfd_boolean * invalid ATTRIBUTE_UNUSED)
886a2506 159{
02f3be19 160 int value = ((insn & 0x7) << 3) | ((insn >> 5) & 0x7);
252b5132 161
886a2506
NC		 162 return value;
163}
252b5132 164
886a2506 165/* Insert H register into a 16-bit opcode. */
252b5132 166
bdfe53e3 167static unsigned long long
c0c31e91
RZ		 168insert_rhv2 (unsigned long long insn,
169 long long value,
170 const char ** errmsg)
0d2bcfaf 171{
886a2506 172 if (value == 0x1E)
c0c31e91 173 *errmsg = _("Register R30 is a limm indicator");
886a2506
NC		 174 return insn |= ((value & 0x07) << 5) | ((value >> 3) & 0x03);
175}
252b5132 176
c0c31e91
RZ		 177static long long
178extract_rhv2 (unsigned long long insn,
179 bfd_boolean * invalid ATTRIBUTE_UNUSED)
886a2506
NC		 180{
181 int value = ((insn >> 5) & 0x07) | ((insn & 0x03) << 3);
0d2bcfaf 182
886a2506
NC		 183 return value;
184}
0d2bcfaf 185
bdfe53e3 186static unsigned long long
c0c31e91
RZ		 187insert_r0 (unsigned long long insn,
188 long long value,
189 const char ** errmsg)
886a2506
NC		 190{
191 if (value != 0)
abe7c33b 192 *errmsg = _("Register must be R0");
47b0e7ad
NC		 193 return insn;
194}
252b5132 195
c0c31e91 196static long long
bdfe53e3 197extract_r0 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 198 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 199{
886a2506 200 return 0;
47b0e7ad 201}
252b5132 202
252b5132 203
bdfe53e3 204static unsigned long long
c0c31e91
RZ		 205insert_r1 (unsigned long long insn,
206 long long value,
207 const char ** errmsg)
252b5132 208{
886a2506 209 if (value != 1)
abe7c33b 210 *errmsg = _("Register must be R1");
47b0e7ad 211 return insn;
252b5132
RH		 212}
213
c0c31e91 214static long long
bdfe53e3 215extract_r1 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 216 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 217{
886a2506 218 return 1;
252b5132
RH		 219}
220
bdfe53e3 221static unsigned long long
c0c31e91
RZ		 222insert_r2 (unsigned long long insn,
223 long long value,
224 const char ** errmsg)
252b5132 225{
886a2506 226 if (value != 2)
abe7c33b 227 *errmsg = _("Register must be R2");
47b0e7ad 228 return insn;
252b5132
RH		 229}
230
c0c31e91 231static long long
bdfe53e3 232extract_r2 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 233 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 234{
886a2506 235 return 2;
252b5132
RH		 236}
237
bdfe53e3 238static unsigned long long
c0c31e91
RZ		 239insert_r3 (unsigned long long insn,
240 long long value,
241 const char ** errmsg)
252b5132 242{
886a2506 243 if (value != 3)
abe7c33b 244 *errmsg = _("Register must be R3");
47b0e7ad 245 return insn;
0d2bcfaf
NC		 246}
247
c0c31e91 248static long long
bdfe53e3 249extract_r3 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 250 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 251{
886a2506 252 return 3;
0d2bcfaf
NC		 253}
254
bdfe53e3 255static unsigned long long
c0c31e91
RZ		 256insert_sp (unsigned long long insn,
257 long long value,
258 const char ** errmsg)
252b5132 259{
886a2506 260 if (value != 28)
abe7c33b 261 *errmsg = _("Register must be SP");
252b5132
RH		 262 return insn;
263}
264
c0c31e91 265static long long
bdfe53e3 266extract_sp (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 267 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 268{
886a2506 269 return 28;
0d2bcfaf
NC		 270}
271
bdfe53e3 272static unsigned long long
c0c31e91
RZ		 273insert_gp (unsigned long long insn,
274 long long value,
275 const char ** errmsg)
0d2bcfaf 276{
886a2506 277 if (value != 26)
abe7c33b 278 *errmsg = _("Register must be GP");
886a2506 279 return insn;
0d2bcfaf
NC		 280}
281
c0c31e91 282static long long
bdfe53e3 283extract_gp (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 284 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 285{
886a2506 286 return 26;
0d2bcfaf
NC		 287}
288
bdfe53e3 289static unsigned long long
c0c31e91
RZ		 290insert_pcl (unsigned long long insn,
291 long long value,
292 const char ** errmsg)
252b5132 293{
886a2506 294 if (value != 63)
abe7c33b 295 *errmsg = _("Register must be PCL");
252b5132
RH		 296 return insn;
297}
298
c0c31e91 299static long long
bdfe53e3 300extract_pcl (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 301 bfd_boolean * invalid ATTRIBUTE_UNUSED)
0d2bcfaf 302{
886a2506 303 return 63;
0d2bcfaf
NC		 304}
305
bdfe53e3 306static unsigned long long
c0c31e91
RZ		 307insert_blink (unsigned long long insn,
308 long long value,
309 const char ** errmsg)
252b5132 310{
886a2506 311 if (value != 31)
abe7c33b 312 *errmsg = _("Register must be BLINK");
252b5132
RH		 313 return insn;
314}
315
c0c31e91 316static long long
bdfe53e3 317extract_blink (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 318 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 319{
886a2506 320 return 31;
0d2bcfaf
NC		 321}
322
bdfe53e3 323static unsigned long long
c0c31e91
RZ		 324insert_ilink1 (unsigned long long insn,
325 long long value,
326 const char ** errmsg)
0d2bcfaf 327{
886a2506 328 if (value != 29)
abe7c33b 329 *errmsg = _("Register must be ILINK1");
252b5132
RH		 330 return insn;
331}
332
c0c31e91 333static long long
bdfe53e3 334extract_ilink1 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506 335 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 336{
886a2506 337 return 29;
252b5132
RH		 338}
339
bdfe53e3 340static unsigned long long
c0c31e91
RZ		 341insert_ilink2 (unsigned long long insn,
342 long long value,
343 const char ** errmsg)
252b5132 344{
886a2506 345 if (value != 30)
abe7c33b 346 *errmsg = _("Register must be ILINK2");
252b5132
RH		 347 return insn;
348}
349
c0c31e91 350static long long
bdfe53e3 351extract_ilink2 (unsigned long long insn ATTRIBUTE_UNUSED,
886a2506
NC		 352 bfd_boolean * invalid ATTRIBUTE_UNUSED)
353{
354 return 30;
355}
252b5132 356
bdfe53e3 357static unsigned long long
c0c31e91
RZ		 358insert_ras (unsigned long long insn,
359 long long value,
360 const char ** errmsg)
252b5132 361{
886a2506 362 switch (value)
0d2bcfaf 363 {
886a2506
NC		 364 case 0:
365 case 1:
366 case 2:
367 case 3:
368 insn |= value;
369 break;
370 case 12:
371 case 13:
372 case 14:
373 case 15:
374 insn |= (value - 8);
375 break;
376 default:
abe7c33b 377 *errmsg = _("Register must be either r0-r3 or r12-r15");
886a2506 378 break;
0d2bcfaf 379 }
252b5132
RH		 380 return insn;
381}
252b5132 382
c0c31e91
RZ		 383static long long
384extract_ras (unsigned long long insn,
385 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 386{
886a2506 387 int value = insn & 0x07;
c0c31e91 388
886a2506
NC		 389 if (value > 3)
390 return (value + 8);
391 else
392 return value;
47b0e7ad
NC		 393}
394
bdfe53e3 395static unsigned long long
c0c31e91
RZ		 396insert_rbs (unsigned long long insn,
397 long long value,
398 const char ** errmsg)
252b5132 399{
886a2506 400 switch (value)
47b0e7ad 401 {
886a2506
NC		 402 case 0:
403 case 1:
404 case 2:
405 case 3:
406 insn |= value << 8;
407 break;
408 case 12:
409 case 13:
410 case 14:
411 case 15:
412 insn |= ((value - 8)) << 8;
413 break;
414 default:
abe7c33b 415 *errmsg = _("Register must be either r0-r3 or r12-r15");
886a2506 416 break;
47b0e7ad 417 }
886a2506 418 return insn;
252b5132
RH		 419}
420
c0c31e91
RZ		 421static long long
422extract_rbs (unsigned long long insn,
423 bfd_boolean * invalid ATTRIBUTE_UNUSED)
252b5132 424{
886a2506 425 int value = (insn >> 8) & 0x07;
c0c31e91 426
886a2506
NC		 427 if (value > 3)
428 return (value + 8);
429 else
430 return value;
431}
252b5132 432
bdfe53e3 433static unsigned long long
c0c31e91
RZ		 434insert_rcs (unsigned long long insn,
435 long long value,
436 const char ** errmsg)
886a2506
NC		 437{
438 switch (value)
252b5132 439 {
886a2506
NC		 440 case 0:
441 case 1:
442 case 2:
443 case 3:
444 insn |= value << 5;
445 break;
446 case 12:
447 case 13:
448 case 14:
449 case 15:
450 insn |= ((value - 8)) << 5;
451 break;
452 default:
abe7c33b 453 *errmsg = _("Register must be either r0-r3 or r12-r15");
886a2506 454 break;
252b5132 455 }
886a2506
NC		 456 return insn;
457}
47b0e7ad 458
c0c31e91
RZ		 459static long long
460extract_rcs (unsigned long long insn,
461 bfd_boolean * invalid ATTRIBUTE_UNUSED)
886a2506
NC		 462{
463 int value = (insn >> 5) & 0x07;
c0c31e91 464
886a2506
NC		 465 if (value > 3)
466 return (value + 8);
252b5132 467 else
886a2506
NC		 468 return value;
469}
47b0e7ad 470
bdfe53e3 471static unsigned long long
c0c31e91
RZ		 472insert_simm3s (unsigned long long insn,
473 long long value,
474 const char ** errmsg)
886a2506
NC		 475{
476 int tmp = 0;
477 switch (value)
47b0e7ad 478 {
886a2506
NC		 479 case -1:
480 tmp = 0x07;
47b0e7ad 481 break;
886a2506
NC		 482 case 0:
483 tmp = 0x00;
484 break;
485 case 1:
486 tmp = 0x01;
47b0e7ad 487 break;
886a2506
NC		 488 case 2:
489 tmp = 0x02;
47b0e7ad 490 break;
886a2506
NC		 491 case 3:
492 tmp = 0x03;
493 break;
494 case 4:
495 tmp = 0x04;
496 break;
497 case 5:
498 tmp = 0x05;
499 break;
500 case 6:
501 tmp = 0x06;
502 break;
503 default:
abe7c33b 504 *errmsg = _("Accepted values are from -1 to 6");
47b0e7ad
NC		 505 break;
506 }
507
886a2506
NC		 508 insn |= tmp << 8;
509 return insn;
47b0e7ad
NC		 510}
511
c0c31e91
RZ		 512static long long
513extract_simm3s (unsigned long long insn,
514 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 515{
886a2506 516 int value = (insn >> 8) & 0x07;
c0c31e91 517
886a2506
NC		 518 if (value == 7)
519 return -1;
47b0e7ad 520 else
886a2506 521 return value;
47b0e7ad
NC		 522}
523
bdfe53e3 524static unsigned long long
c0c31e91
RZ		 525insert_rrange (unsigned long long insn,
526 long long value,
527 const char ** errmsg)
47b0e7ad 528{
886a2506
NC		 529 int reg1 = (value >> 16) & 0xFFFF;
530 int reg2 = value & 0xFFFF;
c0c31e91 531
886a2506 532 if (reg1 != 13)
c0c31e91
RZ		 533 *errmsg = _("First register of the range should be r13");
534 else if (reg2 < 13 || reg2 > 26)
535 *errmsg = _("Last register of the range doesn't fit");
536 else
537 insn |= ((reg2 - 12) & 0x0F) << 1;
886a2506 538 return insn;
47b0e7ad
NC		 539}
540
c0c31e91
RZ		 541static long long
542extract_rrange (unsigned long long insn,
543 bfd_boolean * invalid ATTRIBUTE_UNUSED)
886a2506
NC		 544{
545 return (insn >> 1) & 0x0F;
546}
47b0e7ad 547
126124cc
CZ		 548static unsigned long long
549insert_r13el (unsigned long long insn,
550 long long int value,
551 const char **errmsg)
552{
553 if (value != 13)
554 {
555 *errmsg = _("Invalid register number, should be fp");
556 return insn;
557 }
558
559 insn |= 0x02;
560 return insn;
561}
562
bdfe53e3 563static unsigned long long
c0c31e91
RZ		 564insert_fpel (unsigned long long insn,
565 long long value,
566 const char ** errmsg)
47b0e7ad 567{
886a2506
NC		 568 if (value != 27)
569 {
abe7c33b 570 *errmsg = _("Invalid register number, should be fp");
886a2506
NC		 571 return insn;
572 }
47b0e7ad 573
886a2506
NC		 574 insn |= 0x0100;
575 return insn;
47b0e7ad
NC		 576}
577
c0c31e91
RZ		 578static long long
579extract_fpel (unsigned long long insn,
580 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 581{
886a2506 582 return (insn & 0x0100) ? 27 : -1;
47b0e7ad
NC		 583}
584
bdfe53e3 585static unsigned long long
c0c31e91
RZ		 586insert_blinkel (unsigned long long insn,
587 long long value,
588 const char ** errmsg)
47b0e7ad 589{
886a2506 590 if (value != 31)
47b0e7ad 591 {
abe7c33b 592 *errmsg = _("Invalid register number, should be blink");
886a2506 593 return insn;
47b0e7ad 594 }
47b0e7ad 595
886a2506
NC		 596 insn |= 0x0200;
597 return insn;
47b0e7ad
NC		 598}
599
c0c31e91
RZ		 600static long long
601extract_blinkel (unsigned long long insn,
602 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 603{
886a2506
NC		 604 return (insn & 0x0200) ? 31 : -1;
605}
47b0e7ad 606
bdfe53e3 607static unsigned long long
c0c31e91
RZ		 608insert_pclel (unsigned long long insn,
609 long long value,
610 const char ** errmsg)
886a2506
NC		 611{
612 if (value != 63)
47b0e7ad 613 {
abe7c33b 614 *errmsg = _("Invalid register number, should be pcl");
886a2506 615 return insn;
47b0e7ad 616 }
47b0e7ad 617
886a2506
NC		 618 insn |= 0x0400;
619 return insn;
620}
47b0e7ad 621
c0c31e91
RZ		 622static long long
623extract_pclel (unsigned long long insn,
624 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 625{
886a2506 626 return (insn & 0x0400) ? 63 : -1;
47b0e7ad 627}
47b0e7ad 628
886a2506 629#define INSERT_W6
c0c31e91 630
886a2506
NC		 631/* mask = 00000000000000000000111111000000
632 insn = 00011bbb000000000BBBwwwwwwDaaZZ1. */
c0c31e91 633
bdfe53e3 634static unsigned long long
c0c31e91
RZ		 635insert_w6 (unsigned long long insn,
636 long long value,
637 const char ** errmsg ATTRIBUTE_UNUSED)
47b0e7ad 638{
886a2506 639 insn |= ((value >> 0) & 0x003f) << 6;
47b0e7ad 640
886a2506
NC		 641 return insn;
642}
47b0e7ad 643
886a2506 644#define EXTRACT_W6
c0c31e91 645
886a2506 646/* mask = 00000000000000000000111111000000. */
c0c31e91
RZ		 647
648static long long
649extract_w6 (unsigned long long insn,
650 bfd_boolean * invalid ATTRIBUTE_UNUSED)
47b0e7ad 651{
886a2506 652 unsigned value = 0;
47b0e7ad 653
886a2506 654 value |= ((insn >> 6) & 0x003f) << 0;
47b0e7ad 655
886a2506
NC		 656 return value;
657}
47b0e7ad 658
886a2506 659#define INSERT_G_S
c0c31e91 660
886a2506
NC		 661/* mask = 0000011100022000
662 insn = 01000ggghhhGG0HH. */
c0c31e91 663
bdfe53e3 664static unsigned long long
c0c31e91
RZ		 665insert_g_s (unsigned long long insn,
666 long long value,
667 const char ** errmsg ATTRIBUTE_UNUSED)
47b0e7ad 668{
886a2506
NC		 669 insn |= ((value >> 0) & 0x0007) << 8;
670 insn |= ((value >> 3) & 0x0003) << 3;
252b5132 671
886a2506
NC		 672 return insn;
673}
252b5132 674
886a2506 675#define EXTRACT_G_S
c0c31e91 676
886a2506 677/* mask = 0000011100022000. */
c0c31e91
RZ		 678
679static long long
680extract_g_s (unsigned long long insn,
681 bfd_boolean * invalid ATTRIBUTE_UNUSED)
886a2506
NC		 682{
683 int value = 0;
c0c31e91 684 int signbit = 1 << (6 - 1);
252b5132 685
886a2506
NC		 686 value |= ((insn >> 8) & 0x0007) << 0;
687 value |= ((insn >> 3) & 0x0003) << 3;
252b5132 688
886a2506 689 /* Extend the sign. */
886a2506 690 value = (value ^ signbit) - signbit;
252b5132 691
886a2506 692 return value;
252b5132
RH		 693}
694
e23e8ebe 695/* ARC NPS400 Support: See comment near head of file. */
bdfe53e3
AB		 696#define MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(NAME,OFFSET) \
697static unsigned long long \
698insert_nps_3bit_reg_at_##OFFSET##_##NAME \
c0c31e91
RZ		 699 (unsigned long long insn, \
700 long long value, \
701 const char ** errmsg) \
bdfe53e3
AB		 702{ \
703 switch (value) \
704 { \
705 case 0: \
706 case 1: \
707 case 2: \
708 case 3: \
709 insn |= value << (OFFSET); \
710 break; \
711 case 12: \
712 case 13: \
713 case 14: \
714 case 15: \
715 insn |= (value - 8) << (OFFSET); \
716 break; \
717 default: \
c0c31e91 718 *errmsg = _("Register must be either r0-r3 or r12-r15"); \
bdfe53e3
AB		 719 break; \
720 } \
721 return insn; \
722} \
723 \
c0c31e91 724static long long \
bdfe53e3 725extract_nps_3bit_reg_at_##OFFSET##_##NAME \
c0c31e91
RZ		 726 (unsigned long long insn, \
727 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
bdfe53e3
AB		 728{ \
729 int value = (insn >> (OFFSET)) & 0x07; \
730 if (value > 3) \
731 value += 8; \
732 return value; \
733} \
734
735MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,8)
736MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,24)
737MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,40)
738MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(dst,56)
739
740MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,5)
741MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,21)
742MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,37)
743MAKE_3BIT_REG_INSERT_EXTRACT_FUNCS(src2,53)
744
745static unsigned long long
c0c31e91
RZ		 746insert_nps_bitop_size_2b (unsigned long long insn,
747 long long value,
748 const char ** errmsg)
820f03ff
AB		 749{
750 switch (value)
751 {
752 case 1:
753 value = 0;
754 break;
755 case 2:
756 value = 1;
757 break;
758 case 4:
759 value = 2;
760 break;
761 case 8:
762 value = 3;
763 break;
764 default:
765 value = 0;
abe7c33b 766 *errmsg = _("Invalid size, should be 1, 2, 4, or 8");
820f03ff
AB		 767 break;
768 }
769
770 insn |= value << 10;
771 return insn;
772}
773
c0c31e91
RZ		 774static long long
775extract_nps_bitop_size_2b (unsigned long long insn,
776 bfd_boolean * invalid ATTRIBUTE_UNUSED)
820f03ff
AB		 777{
778 return 1 << ((insn >> 10) & 0x3);
779}
780
bdfe53e3 781static unsigned long long
c0c31e91
RZ		 782insert_nps_bitop_uimm8 (unsigned long long insn,
783 long long value,
784 const char ** errmsg ATTRIBUTE_UNUSED)
820f03ff
AB		 785{
786 insn |= ((value >> 5) & 7) << 12;
787 insn |= (value & 0x1f);
788 return insn;
789}
790
c0c31e91
RZ		 791static long long
792extract_nps_bitop_uimm8 (unsigned long long insn,
793 bfd_boolean * invalid ATTRIBUTE_UNUSED)
820f03ff
AB		 794{
795 return (((insn >> 12) & 0x7) << 5) | (insn & 0x1f);
796}
797
bdfe53e3 798static unsigned long long
c0c31e91
RZ		 799insert_nps_rflt_uimm6 (unsigned long long insn,
800 long long value,
801 const char ** errmsg)
820f03ff
AB		 802{
803 switch (value)
804 {
805 case 1:
806 case 2:
807 case 4:
808 break;
809
810 default:
811 *errmsg = _("invalid immediate, must be 1, 2, or 4");
812 value = 0;
813 }
814
815 insn |= (value << 6);
816 return insn;
817}
818
c0c31e91
RZ		 819static long long
820extract_nps_rflt_uimm6 (unsigned long long insn,
821 bfd_boolean * invalid ATTRIBUTE_UNUSED)
820f03ff
AB		 822{
823 return (insn >> 6) & 0x3f;
824}
825
bdfe53e3 826static unsigned long long
c0c31e91
RZ		 827insert_nps_dst_pos_and_size (unsigned long long insn,
828 long long value,
829 const char ** errmsg ATTRIBUTE_UNUSED)
820f03ff
AB		 830{
831 insn |= ((value & 0x1f) | (((32 - value - 1) & 0x1f) << 10));
832 return insn;
833}
834
c0c31e91
RZ		 835static long long
836extract_nps_dst_pos_and_size (unsigned long long insn,
837 bfd_boolean * invalid ATTRIBUTE_UNUSED)
820f03ff
AB		 838{
839 return (insn & 0x1f);
840}
841
bdfe53e3 842static unsigned long long
c0c31e91
RZ		 843insert_nps_cmem_uimm16 (unsigned long long insn,
844 long long value,
845 const char ** errmsg)
4b0c052e
AB		 846{
847 int top = (value >> 16) & 0xffff;
c0c31e91 848
4b0c052e
AB		 849 if (top != 0x0 && top != NPS_CMEM_HIGH_VALUE)
850 *errmsg = _("invalid value for CMEM ld/st immediate");
851 insn |= (value & 0xffff);
852 return insn;
853}
854
c0c31e91
RZ		 855static long long
856extract_nps_cmem_uimm16 (unsigned long long insn,
857 bfd_boolean * invalid ATTRIBUTE_UNUSED)
4b0c052e
AB		 858{
859 return (NPS_CMEM_HIGH_VALUE << 16) | (insn & 0xffff);
860}
861
c0c31e91
RZ		 862static unsigned long long
863insert_nps_imm_offset (unsigned long long insn,
864 long long value,
865 const char ** errmsg)
645d3342
RZ		 866{
867 switch (value)
868 {
869 case 0:
870 case 16:
871 case 32:
872 case 48:
873 case 64:
874 value = value >> 4;
875 break;
876 default:
877 *errmsg = _("Invalid position, should be 0, 16, 32, 48 or 64.");
878 value = 0;
879 }
880 insn |= (value << 10);
881 return insn;
882}
883
c0c31e91
RZ		 884static long long
885extract_nps_imm_offset (unsigned long long insn,
886 bfd_boolean * invalid ATTRIBUTE_UNUSED)
645d3342
RZ		 887{
888 return ((insn >> 10) & 0x7) * 16;
889}
890
891static unsigned long long
c0c31e91
RZ		 892insert_nps_imm_entry (unsigned long long insn,
893 long long value,
894 const char ** errmsg)
645d3342
RZ		 895{
896 switch (value)
897 {
898 case 16:
899 value = 0;
900 break;
901 case 32:
902 value = 1;
903 break;
904 case 64:
905 value = 2;
906 break;
907 case 128:
908 value = 3;
909 break;
910 default:
911 *errmsg = _("Invalid position, should be 16, 32, 64 or 128.");
912 value = 0;
913 }
914 insn |= (value << 2);
915 return insn;
916}
917
c0c31e91
RZ		 918static long long
919extract_nps_imm_entry (unsigned long long insn,
920 bfd_boolean * invalid ATTRIBUTE_UNUSED)
645d3342
RZ		 921{
922 int imm_entry = ((insn >> 2) & 0x7);
923 return (1 << (imm_entry + 4));
924}
925
c0c31e91
RZ		 926static unsigned long long
927insert_nps_size_16bit (unsigned long long insn,
928 long long value,
929 const char ** errmsg)
930{
931 if ((value < 1) || (value > 64))
932 {
933 *errmsg = _("Invalid size value must be on range 1-64.");
934 value = 0;
935 }
936 value = value & 0x3f;
937 insn |= (value << 6);
938 return insn;
939}
940
941static long long
942extract_nps_size_16bit (unsigned long long insn,
943 bfd_boolean * invalid ATTRIBUTE_UNUSED)
944{
945 return ((insn & 0xfc0) >> 6) ? ((insn & 0xfc0) >> 6) : 64;
946}
947
948
949#define MAKE_SRC_POS_INSERT_EXTRACT_FUNCS(NAME,SHIFT) \
950static unsigned long long \
951insert_nps_##NAME##_pos (unsigned long long insn, \
952 long long value, \
953 const char ** errmsg) \
537aefaf
AB		 954{ \
955 switch (value) \
956 { \
957 case 0: \
958 case 8: \
959 case 16: \
960 case 24: \
961 value = value / 8; \
962 break; \
963 default: \
abe7c33b 964 *errmsg = _("Invalid position, should be 0, 8, 16, or 24"); \
537aefaf
AB		 965 value = 0; \
966 } \
c0c31e91 967 insn |= (value << SHIFT); \
537aefaf
AB		 968 return insn; \
969} \
970 \
c0c31e91
RZ		 971static long long \
972extract_nps_##NAME##_pos (unsigned long long insn, \
973 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
974{ \
975 return ((insn >> SHIFT) & 0x3) * 8; \
537aefaf
AB		 976}
977
978MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src2, 12)
979MAKE_SRC_POS_INSERT_EXTRACT_FUNCS (src1, 10)
980
c0c31e91
RZ		 981#define MAKE_BIAS_INSERT_EXTRACT_FUNCS(NAME,LOWER,UPPER,BITS,BIAS,SHIFT) \
982static unsigned long long \
983insert_nps_##NAME (unsigned long long insn, \
984 long long value, \
985 const char ** errmsg) \
537aefaf 986 { \
9ba75c88 987 if (value < LOWER || value > UPPER) \
537aefaf
AB		 988 { \
989 *errmsg = _("Invalid size, value must be " \
990 #LOWER " to " #UPPER "."); \
991 return insn; \
992 } \
993 value -= BIAS; \
994 insn |= (value << SHIFT); \
995 return insn; \
996 } \
997 \
c0c31e91
RZ		 998static long long \
999extract_nps_##NAME (unsigned long long insn, \
1000 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
537aefaf
AB		 1001{ \
1002 return ((insn >> SHIFT) & ((1 << BITS) - 1)) + BIAS; \
1003}
1004
db18dbab
GM		 1005MAKE_BIAS_INSERT_EXTRACT_FUNCS (addb_size,2,32,5,1,5)
1006MAKE_BIAS_INSERT_EXTRACT_FUNCS (andb_size,1,32,5,1,5)
1007MAKE_BIAS_INSERT_EXTRACT_FUNCS (fxorb_size,8,32,5,8,5)
1008MAKE_BIAS_INSERT_EXTRACT_FUNCS (wxorb_size,16,32,5,16,5)
1009MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop_size,1,32,5,1,10)
1010MAKE_BIAS_INSERT_EXTRACT_FUNCS (qcmp_size,1,8,3,1,9)
1011MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop1_size,1,32,5,1,20)
1012MAKE_BIAS_INSERT_EXTRACT_FUNCS (bitop2_size,1,32,5,1,25)
1013MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_width,1,32,5,1,6)
1014MAKE_BIAS_INSERT_EXTRACT_FUNCS (hash_len,1,8,3,1,2)
1015MAKE_BIAS_INSERT_EXTRACT_FUNCS (index3,4,7,2,4,0)
537aefaf 1016
c0c31e91
RZ		 1017static long long
1018extract_nps_qcmp_m3 (unsigned long long insn,
1019 bfd_boolean * invalid)
537aefaf
AB		 1020{
1021 int m3 = (insn >> 5) & 0xf;
1022 if (m3 == 0xf)
1023 *invalid = TRUE;
1024 return m3;
1025}
1026
c0c31e91
RZ		 1027static long long
1028extract_nps_qcmp_m2 (unsigned long long insn,
1029 bfd_boolean * invalid)
537aefaf
AB		 1030{
1031 bfd_boolean tmp_invalid = FALSE;
1032 int m2 = (insn >> 15) & 0x1;
1033 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
1034
1035 if (m2 == 0 && m3 == 0xf)
1036 *invalid = TRUE;
1037 return m2;
1038}
1039
c0c31e91
RZ		 1040static long long
1041extract_nps_qcmp_m1 (unsigned long long insn,
1042 bfd_boolean * invalid)
537aefaf
AB		 1043{
1044 bfd_boolean tmp_invalid = FALSE;
1045 int m1 = (insn >> 14) & 0x1;
1046 int m2 = extract_nps_qcmp_m2 (insn, &tmp_invalid);
1047 int m3 = extract_nps_qcmp_m3 (insn, &tmp_invalid);
1048
1049 if (m1 == 0 && m2 == 0 && m3 == 0xf)
1050 *invalid = TRUE;
1051 return m1;
1052}
1053
bdfe53e3 1054static unsigned long long
c0c31e91
RZ		 1055insert_nps_calc_entry_size (unsigned long long insn,
1056 long long value,
1057 const char ** errmsg)
537aefaf
AB		 1058{
1059 unsigned pwr;
1060
1061 if (value < 1 || value > 256)
1062 {
1063 *errmsg = _("value out of range 1 - 256");
1064 return 0;
1065 }
1066
1067 for (pwr = 0; (value & 1) == 0; value >>= 1)
1068 ++pwr;
1069
1070 if (value != 1)
1071 {
1072 *errmsg = _("value must be power of 2");
1073 return 0;
1074 }
1075
1076 return insn | (pwr << 8);
1077}
1078
c0c31e91
RZ		 1079static long long
1080extract_nps_calc_entry_size (unsigned long long insn,
1081 bfd_boolean * invalid ATTRIBUTE_UNUSED)
537aefaf
AB		 1082{
1083 unsigned entry_size = (insn >> 8) & 0xf;
1084 return 1 << entry_size;
1085}
1086
bdfe53e3 1087static unsigned long long
c0c31e91
RZ		 1088insert_nps_bitop_mod4 (unsigned long long insn,
1089 long long value,
1090 const char ** errmsg ATTRIBUTE_UNUSED)
4eb6f892 1091{
bdfe53e3 1092 return insn | ((value & 0x2) << 30) | ((value & 0x1) << 47);
4eb6f892
AB		 1093}
1094
c0c31e91
RZ		 1095static long long
1096extract_nps_bitop_mod4 (unsigned long long insn,
1097 bfd_boolean * invalid ATTRIBUTE_UNUSED)
4eb6f892 1098{
bdfe53e3 1099 return ((insn >> 30) & 0x2) | ((insn >> 47) & 0x1);
4eb6f892
AB		 1100}
1101
bdfe53e3 1102static unsigned long long
c0c31e91
RZ		 1103insert_nps_bitop_dst_pos3_pos4 (unsigned long long insn,
1104 long long value,
1105 const char ** errmsg ATTRIBUTE_UNUSED)
4eb6f892 1106{
bdfe53e3 1107 return insn | (value << 42) | (value << 37);
4eb6f892
AB		 1108}
1109
c0c31e91
RZ		 1110static long long
1111extract_nps_bitop_dst_pos3_pos4 (unsigned long long insn,
1112 bfd_boolean * invalid)
4eb6f892 1113{
bdfe53e3 1114 if (((insn >> 42) & 0x1f) != ((insn >> 37) & 0x1f))
4eb6f892 1115 *invalid = TRUE;
bdfe53e3 1116 return ((insn >> 37) & 0x1f);
4eb6f892
AB		 1117}
1118
bdfe53e3 1119static unsigned long long
c0c31e91
RZ		 1120insert_nps_bitop_ins_ext (unsigned long long insn,
1121 long long value,
1122 const char ** errmsg)
4eb6f892
AB		 1123{
1124 if (value < 0 || value > 28)
1125 *errmsg = _("Value must be in the range 0 to 28");
1126 return insn | (value << 20);
1127}
1128
c0c31e91
RZ		 1129static long long
1130extract_nps_bitop_ins_ext (unsigned long long insn,
1131 bfd_boolean * invalid)
4eb6f892
AB		 1132{
1133 int value = (insn >> 20) & 0x1f;
c0c31e91 1134
4eb6f892
AB		 1135 if (value > 28)
1136 *invalid = TRUE;
1137 return value;
1138}
1139
14053c19 1140#define MAKE_1BASED_INSERT_EXTRACT_FUNCS(NAME,SHIFT,UPPER,BITS) \
c0c31e91
RZ		 1141static unsigned long long \
1142insert_nps_##NAME (unsigned long long insn, \
1143 long long value, \
1144 const char ** errmsg) \
14053c19
GM		 1145{ \
1146 if (value < 1 || value > UPPER) \
1147 *errmsg = _("Value must be in the range 1 to " #UPPER); \
1148 if (value == UPPER) \
1149 value = 0; \
1150 return insn | (value << SHIFT); \
1151} \
1152 \
c0c31e91
RZ		 1153static long long \
1154extract_nps_##NAME (unsigned long long insn, \
1155 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
14053c19
GM		 1156{ \
1157 int value = (insn >> SHIFT) & ((1 << BITS) - 1); \
1158 if (value == 0) \
1159 value = UPPER; \
1160 return value; \
1161}
1162
db18dbab
GM		 1163MAKE_1BASED_INSERT_EXTRACT_FUNCS (field_size, 6, 8, 3)
1164MAKE_1BASED_INSERT_EXTRACT_FUNCS (shift_factor, 9, 8, 3)
1165MAKE_1BASED_INSERT_EXTRACT_FUNCS (bits_to_scramble, 12, 8, 3)
1166MAKE_1BASED_INSERT_EXTRACT_FUNCS (bdlen_max_len, 5, 256, 8)
1167MAKE_1BASED_INSERT_EXTRACT_FUNCS (bd_num_buff, 6, 8, 3)
1168MAKE_1BASED_INSERT_EXTRACT_FUNCS (pmu_num_job, 6, 4, 2)
5a736821 1169MAKE_1BASED_INSERT_EXTRACT_FUNCS (proto_size, 16, 64, 6)
14053c19 1170
bdfe53e3 1171static unsigned long long
c0c31e91
RZ		 1172insert_nps_min_hofs (unsigned long long insn,
1173 long long value,
1174 const char ** errmsg)
14053c19
GM		 1175{
1176 if (value < 0 || value > 240)
1177 *errmsg = _("Value must be in the range 0 to 240");
1178 if ((value % 16) != 0)
1179 *errmsg = _("Value must be a multiple of 16");
1180 value = value / 16;
1181 return insn | (value << 6);
1182}
1183
c0c31e91
RZ		 1184static long long
1185extract_nps_min_hofs (unsigned long long insn,
1186 bfd_boolean * invalid ATTRIBUTE_UNUSED)
14053c19
GM		 1187{
1188 int value = (insn >> 6) & 0xF;
1189 return value * 16;
1190}
1191
c0c31e91 1192#define MAKE_INSERT_NPS_ADDRTYPE(NAME, VALUE) \
bdfe53e3 1193static unsigned long long \
c0c31e91
RZ		 1194insert_nps_##NAME (unsigned long long insn, \
1195 long long value, \
1196 const char ** errmsg) \
db18dbab
GM		 1197{ \
1198 if (value != ARC_NPS400_ADDRTYPE_##VALUE) \
1199 *errmsg = _("Invalid address type for operand"); \
1200 return insn; \
1201} \
1202 \
c0c31e91
RZ		 1203static long long \
1204extract_nps_##NAME (unsigned long long insn ATTRIBUTE_UNUSED, \
1205 bfd_boolean * invalid ATTRIBUTE_UNUSED) \
db18dbab
GM		 1206{ \
1207 return ARC_NPS400_ADDRTYPE_##VALUE; \
1208}
1209
1210MAKE_INSERT_NPS_ADDRTYPE (bd, BD)
1211MAKE_INSERT_NPS_ADDRTYPE (jid, JID)
1212MAKE_INSERT_NPS_ADDRTYPE (lbd, LBD)
1213MAKE_INSERT_NPS_ADDRTYPE (mbd, MBD)
1214MAKE_INSERT_NPS_ADDRTYPE (sd, SD)
1215MAKE_INSERT_NPS_ADDRTYPE (sm, SM)
1216MAKE_INSERT_NPS_ADDRTYPE (xa, XA)
1217MAKE_INSERT_NPS_ADDRTYPE (xd, XD)
1218MAKE_INSERT_NPS_ADDRTYPE (cd, CD)
1219MAKE_INSERT_NPS_ADDRTYPE (cbd, CBD)
1220MAKE_INSERT_NPS_ADDRTYPE (cjid, CJID)
1221MAKE_INSERT_NPS_ADDRTYPE (clbd, CLBD)
1222MAKE_INSERT_NPS_ADDRTYPE (cm, CM)
1223MAKE_INSERT_NPS_ADDRTYPE (csd, CSD)
1224MAKE_INSERT_NPS_ADDRTYPE (cxa, CXA)
1225MAKE_INSERT_NPS_ADDRTYPE (cxd, CXD)
1226
5a736821 1227static unsigned long long
c0c31e91
RZ		 1228insert_nps_rbdouble_64 (unsigned long long insn,
1229 long long value,
1230 const char ** errmsg)
5a736821
GM		 1231{
1232 if (value < 0 || value > 31)
1233 *errmsg = _("Value must be in the range 0 to 31");
1234 return insn | (value << 43) | (value << 48);
1235}
1236
1237
c0c31e91
RZ		 1238static long long
1239extract_nps_rbdouble_64 (unsigned long long insn,
1240 bfd_boolean * invalid)
5a736821
GM		 1241{
1242 int value1 = (insn >> 43) & 0x1F;
1243 int value2 = (insn >> 48) & 0x1F;
1244
1245 if (value1 != value2)
1246 *invalid = TRUE;
1247
1248 return value1;
1249}
1250
c0c31e91
RZ		 1251static unsigned long long
1252insert_nps_misc_imm_offset (unsigned long long insn,
1253 long long value,
1254 const char ** errmsg)
1255{
1256 if (value & 0x3)
1257 {
1258 *errmsg = _("Invalid position, should be 0,4, 8,...124.");
1259 value = 0;
1260 }
1261 insn |= (value << 6);
1262 return insn;
1263}
1264
1265static long long int
1266extract_nps_misc_imm_offset (unsigned long long insn,
1267 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1268{
1269 return ((insn >> 8) & 0x1f) * 4;
1270}
1271
7179e0e6
CZ		 1272static long long int
1273extract_uimm12_20 (unsigned long long insn ATTRIBUTE_UNUSED,
1274 bfd_boolean * invalid ATTRIBUTE_UNUSED)
1275{
1276 int value = 0;
1277
1278 value |= ((insn >> 6) & 0x003f) << 0;
1279 value |= ((insn >> 0) & 0x003f) << 6;
1280
1281 return value;
1282}
1283
886a2506
NC		 1284/* Include the generic extract/insert functions. Order is important
1285 as some of the functions present in the .h may be disabled via
1286 defines. */
1287#include "arc-fxi.h"
252b5132 1288
886a2506 1289/* The flag operands table.
252b5132 1290
886a2506
NC		 1291 The format of the table is
1292 NAME CODE BITS SHIFT FAVAIL. */
1293const struct arc_flag_operand arc_flag_operands[] =
1294{
1295#define F_NULL 0
1296 { 0, 0, 0, 0, 0},
1297#define F_ALWAYS (F_NULL + 1)
1298 { "al", 0, 0, 0, 0 },
1299#define F_RA (F_ALWAYS + 1)
1300 { "ra", 0, 0, 0, 0 },
1301#define F_EQUAL (F_RA + 1)
1302 { "eq", 1, 5, 0, 1 },
1303#define F_ZERO (F_EQUAL + 1)
1304 { "z", 1, 5, 0, 0 },
1305#define F_NOTEQUAL (F_ZERO + 1)
1306 { "ne", 2, 5, 0, 1 },
1307#define F_NOTZERO (F_NOTEQUAL + 1)
1308 { "nz", 2, 5, 0, 0 },
1309#define F_POZITIVE (F_NOTZERO + 1)
1310 { "p", 3, 5, 0, 1 },
1311#define F_PL (F_POZITIVE + 1)
1312 { "pl", 3, 5, 0, 0 },
1313#define F_NEGATIVE (F_PL + 1)
1314 { "n", 4, 5, 0, 1 },
1315#define F_MINUS (F_NEGATIVE + 1)
1316 { "mi", 4, 5, 0, 0 },
1317#define F_CARRY (F_MINUS + 1)
1318 { "c", 5, 5, 0, 1 },
1319#define F_CARRYSET (F_CARRY + 1)
1320 { "cs", 5, 5, 0, 0 },
1321#define F_LOWER (F_CARRYSET + 1)
1322 { "lo", 5, 5, 0, 0 },
1323#define F_CARRYCLR (F_LOWER + 1)
1324 { "cc", 6, 5, 0, 0 },
1325#define F_NOTCARRY (F_CARRYCLR + 1)
1326 { "nc", 6, 5, 0, 1 },
1327#define F_HIGHER (F_NOTCARRY + 1)
1328 { "hs", 6, 5, 0, 0 },
1329#define F_OVERFLOWSET (F_HIGHER + 1)
1330 { "vs", 7, 5, 0, 0 },
1331#define F_OVERFLOW (F_OVERFLOWSET + 1)
1332 { "v", 7, 5, 0, 1 },
1333#define F_NOTOVERFLOW (F_OVERFLOW + 1)
1334 { "nv", 8, 5, 0, 1 },
1335#define F_OVERFLOWCLR (F_NOTOVERFLOW + 1)
1336 { "vc", 8, 5, 0, 0 },
1337#define F_GT (F_OVERFLOWCLR + 1)
1338 { "gt", 9, 5, 0, 1 },
1339#define F_GE (F_GT + 1)
1340 { "ge", 10, 5, 0, 1 },
1341#define F_LT (F_GE + 1)
1342 { "lt", 11, 5, 0, 1 },
1343#define F_LE (F_LT + 1)
1344 { "le", 12, 5, 0, 1 },
1345#define F_HI (F_LE + 1)
1346 { "hi", 13, 5, 0, 1 },
1347#define F_LS (F_HI + 1)
1348 { "ls", 14, 5, 0, 1 },
1349#define F_PNZ (F_LS + 1)
1350 { "pnz", 15, 5, 0, 1 },
c0c31e91
RZ		 1351#define F_NJ (F_PNZ + 1)
1352 { "nj", 21, 5, 0, 1 },
1353#define F_NM (F_NJ + 1)
1354 { "nm", 23, 5, 0, 1 },
1355#define F_NO_T (F_NM + 1)
1356 { "nt", 24, 5, 0, 1 },
886a2506
NC		 1357
1358 /* FLAG. */
c0c31e91 1359#define F_FLAG (F_NO_T + 1)
886a2506
NC		 1360 { "f", 1, 1, 15, 1 },
1361#define F_FFAKE (F_FLAG + 1)
1362 { "f", 0, 0, 0, 1 },
1363
1364 /* Delay slot. */
1365#define F_ND (F_FFAKE + 1)
1366 { "nd", 0, 1, 5, 0 },
1367#define F_D (F_ND + 1)
1368 { "d", 1, 1, 5, 1 },
1369#define F_DFAKE (F_D + 1)
1370 { "d", 0, 0, 0, 1 },
2b848ebd
CZ		 1371#define F_DNZ_ND (F_DFAKE + 1)
1372 { "nd", 0, 1, 16, 0 },
1373#define F_DNZ_D (F_DNZ_ND + 1)
1374 { "d", 1, 1, 16, 1 },
886a2506
NC		 1375
1376 /* Data size. */
2b848ebd 1377#define F_SIZEB1 (F_DNZ_D + 1)
886a2506
NC		 1378 { "b", 1, 2, 1, 1 },
1379#define F_SIZEB7 (F_SIZEB1 + 1)
1380 { "b", 1, 2, 7, 1 },
1381#define F_SIZEB17 (F_SIZEB7 + 1)
1382 { "b", 1, 2, 17, 1 },
1383#define F_SIZEW1 (F_SIZEB17 + 1)
1384 { "w", 2, 2, 1, 0 },
1385#define F_SIZEW7 (F_SIZEW1 + 1)
1386 { "w", 2, 2, 7, 0 },
1387#define F_SIZEW17 (F_SIZEW7 + 1)
1388 { "w", 2, 2, 17, 0 },
1389
1390 /* Sign extension. */
1391#define F_SIGN6 (F_SIZEW17 + 1)
1392 { "x", 1, 1, 6, 1 },
1393#define F_SIGN16 (F_SIGN6 + 1)
1394 { "x", 1, 1, 16, 1 },
1395#define F_SIGNX (F_SIGN16 + 1)
1396 { "x", 0, 0, 0, 1 },
1397
1398 /* Address write-back modes. */
1399#define F_A3 (F_SIGNX + 1)
1400 { "a", 1, 2, 3, 0 },
1401#define F_A9 (F_A3 + 1)
1402 { "a", 1, 2, 9, 0 },
1403#define F_A22 (F_A9 + 1)
1404 { "a", 1, 2, 22, 0 },
1405#define F_AW3 (F_A22 + 1)
1406 { "aw", 1, 2, 3, 1 },
1407#define F_AW9 (F_AW3 + 1)
1408 { "aw", 1, 2, 9, 1 },
1409#define F_AW22 (F_AW9 + 1)
1410 { "aw", 1, 2, 22, 1 },
1411#define F_AB3 (F_AW22 + 1)
1412 { "ab", 2, 2, 3, 1 },
1413#define F_AB9 (F_AB3 + 1)
1414 { "ab", 2, 2, 9, 1 },
1415#define F_AB22 (F_AB9 + 1)
1416 { "ab", 2, 2, 22, 1 },
1417#define F_AS3 (F_AB22 + 1)
1418 { "as", 3, 2, 3, 1 },
1419#define F_AS9 (F_AS3 + 1)
1420 { "as", 3, 2, 9, 1 },
1421#define F_AS22 (F_AS9 + 1)
1422 { "as", 3, 2, 22, 1 },
1423#define F_ASFAKE (F_AS22 + 1)
1424 { "as", 0, 0, 0, 1 },
1425
1426 /* Cache bypass. */
1427#define F_DI5 (F_ASFAKE + 1)
1428 { "di", 1, 1, 5, 1 },
1429#define F_DI11 (F_DI5 + 1)
1430 { "di", 1, 1, 11, 1 },
b437d035
AB		 1431#define F_DI14 (F_DI11 + 1)
1432 { "di", 1, 1, 14, 1 },
1433#define F_DI15 (F_DI14 + 1)
886a2506
NC		 1434 { "di", 1, 1, 15, 1 },
1435
1436 /* ARCv2 specific. */
1437#define F_NT (F_DI15 + 1)
1438 { "nt", 0, 1, 3, 1},
1439#define F_T (F_NT + 1)
1440 { "t", 1, 1, 3, 1},
1441#define F_H1 (F_T + 1)
1442 { "h", 2, 2, 1, 1 },
1443#define F_H7 (F_H1 + 1)
1444 { "h", 2, 2, 7, 1 },
1445#define F_H17 (F_H7 + 1)
1446 { "h", 2, 2, 17, 1 },
6ec7c1ae
CZ		 1447#define F_SIZED (F_H17 + 1)
1448 { "dd", 8, 0, 0, 0 }, /* Fake. */
886a2506
NC		 1449
1450 /* Fake Flags. */
6ec7c1ae 1451#define F_NE (F_SIZED + 1)
886a2506 1452 { "ne", 0, 0, 0, 1 },
e23e8ebe
AB		 1453
1454 /* ARC NPS400 Support: See comment near head of file. */
1455#define F_NPS_CL (F_NE + 1)
1456 { "cl", 0, 0, 0, 1 },
1457
645d3342
RZ		 1458#define F_NPS_NA (F_NPS_CL + 1)
1459 { "na", 1, 1, 9, 1 },
1460
c0c31e91
RZ		 1461#define F_NPS_SR (F_NPS_NA + 1)
1462 { "s", 1, 1, 13, 1 },
1463
1464#define F_NPS_M (F_NPS_SR + 1)
1465 { "m", 1, 1, 7, 1 },
1466
1467#define F_NPS_FLAG (F_NPS_M + 1)
e23e8ebe 1468 { "f", 1, 1, 20, 1 },
820f03ff
AB		 1469
1470#define F_NPS_R (F_NPS_FLAG + 1)
1471 { "r", 1, 1, 15, 1 },
a42a4f84
AB		 1472
1473#define F_NPS_RW (F_NPS_R + 1)
1474 { "rw", 0, 1, 7, 1 },
1475
1476#define F_NPS_RD (F_NPS_RW + 1)
1477 { "rd", 1, 1, 7, 1 },
1478
1479#define F_NPS_WFT (F_NPS_RD + 1)
1480 { "wft", 0, 0, 0, 1 },
1481
1482#define F_NPS_IE1 (F_NPS_WFT + 1)
1483 { "ie1", 1, 2, 8, 1 },
1484
1485#define F_NPS_IE2 (F_NPS_IE1 + 1)
1486 { "ie2", 2, 2, 8, 1 },
1487
1488#define F_NPS_IE12 (F_NPS_IE2 + 1)
1489 { "ie12", 3, 2, 8, 1 },
1490
1491#define F_NPS_SYNC_RD (F_NPS_IE12 + 1)
1492 { "rd", 0, 1, 6, 1 },
1493
1494#define F_NPS_SYNC_WR (F_NPS_SYNC_RD + 1)
1495 { "wr", 1, 1, 6, 1 },
1496
1497#define F_NPS_HWS_OFF (F_NPS_SYNC_WR + 1)
1498 { "off", 0, 0, 0, 1 },
1499
1500#define F_NPS_HWS_RESTORE (F_NPS_HWS_OFF + 1)
1501 { "restore", 0, 0, 0, 1 },
1502
537aefaf
AB		 1503#define F_NPS_SX (F_NPS_HWS_RESTORE + 1)
1504 { "sx", 1, 1, 14, 1 },
1505
1506#define F_NPS_AR (F_NPS_SX + 1)
1507 { "ar", 0, 1, 0, 1 },
1508
1509#define F_NPS_AL (F_NPS_AR + 1)
1510 { "al", 1, 1, 0, 1 },
14053c19
GM		 1511
1512#define F_NPS_S (F_NPS_AL + 1)
1513 { "s", 0, 0, 0, 1 },
1514
1515#define F_NPS_ZNCV_RD (F_NPS_S + 1)
1516 { "rd", 0, 1, 15, 1 },
1517
1518#define F_NPS_ZNCV_WR (F_NPS_ZNCV_RD + 1)
1519 { "wr", 1, 1, 15, 1 },
9ba75c88
GM		 1520
1521#define F_NPS_P0 (F_NPS_ZNCV_WR + 1)
1522 { "p0", 0, 0, 0, 1 },
1523
1524#define F_NPS_P1 (F_NPS_P0 + 1)
1525 { "p1", 0, 0, 0, 1 },
1526
1527#define F_NPS_P2 (F_NPS_P1 + 1)
1528 { "p2", 0, 0, 0, 1 },
1529
1530#define F_NPS_P3 (F_NPS_P2 + 1)
1531 { "p3", 0, 0, 0, 1 },
28215275
GM		 1532
1533#define F_NPS_LDBIT_DI (F_NPS_P3 + 1)
1534 { "di", 0, 0, 0, 1 },
1535
1536#define F_NPS_LDBIT_CL1 (F_NPS_LDBIT_DI + 1)
1537 { "cl", 1, 1, 6, 1 },
1538
1539#define F_NPS_LDBIT_CL2 (F_NPS_LDBIT_CL1 + 1)
1540 { "cl", 1, 1, 16, 1 },
1541
1542#define F_NPS_LDBIT_X2_1 (F_NPS_LDBIT_CL2 + 1)
1543 { "x2", 1, 2, 9, 1 },
1544
1545#define F_NPS_LDBIT_X2_2 (F_NPS_LDBIT_X2_1 + 1)
1546 { "x2", 1, 2, 22, 1 },
1547
1548#define F_NPS_LDBIT_X4_1 (F_NPS_LDBIT_X2_2 + 1)
1549 { "x4", 2, 2, 9, 1 },
1550
1551#define F_NPS_LDBIT_X4_2 (F_NPS_LDBIT_X4_1 + 1)
1552 { "x4", 2, 2, 22, 1 },
c0c31e91
RZ		 1553
1554#define F_NPS_CORE (F_NPS_LDBIT_X4_2 + 1)
1555 { "core", 1, 3, 6, 1 },
1556
1557#define F_NPS_CLSR (F_NPS_CORE + 1)
1558 { "clsr", 2, 3, 6, 1 },
1559
1560#define F_NPS_ALL (F_NPS_CLSR + 1)
1561 { "all", 3, 3, 6, 1 },
1562
1563#define F_NPS_GIC (F_NPS_ALL + 1)
1564 { "gic", 4, 3, 6, 1 },
1565
1566#define F_NPS_RSPI_GIC (F_NPS_GIC + 1)
1567 { "gic", 5, 3, 6, 1 },
886a2506 1568};
252b5132 1569
886a2506 1570const unsigned arc_num_flag_operands = ARRAY_SIZE (arc_flag_operands);
252b5132 1571
886a2506 1572/* Table of the flag classes.
252b5132 1573
886a2506
NC		 1574 The format of the table is
1575 CLASS {FLAG_CODE}. */
1576const struct arc_flag_class arc_flag_classes[] =
1577{
1578#define C_EMPTY 0
1ae8ab47 1579 { F_CLASS_NONE, { F_NULL } },
886a2506 1580
6ec7c1ae
CZ		 1581#define C_CC_EQ (C_EMPTY + 1)
1582 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_EQUAL, F_NULL} },
1583
1584#define C_CC_GE (C_CC_EQ + 1)
1585 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_GE, F_NULL} },
1586
1587#define C_CC_GT (C_CC_GE + 1)
1588 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_GT, F_NULL} },
1589
1590#define C_CC_HI (C_CC_GT + 1)
1591 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_HI, F_NULL} },
1592
1593#define C_CC_HS (C_CC_HI + 1)
1594 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_NOTCARRY, F_NULL} },
1595
1596#define C_CC_LE (C_CC_HS + 1)
1597 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LE, F_NULL} },
1598
1599#define C_CC_LO (C_CC_LE + 1)
1600 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_CARRY, F_NULL} },
1601
1602#define C_CC_LS (C_CC_LO + 1)
1603 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LS, F_NULL} },
1604
1605#define C_CC_LT (C_CC_LS + 1)
1606 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_LT, F_NULL} },
1607
1608#define C_CC_NE (C_CC_LT + 1)
1609 {F_CLASS_IMPLICIT | F_CLASS_COND, {F_NOTEQUAL, F_NULL} },
1610
1611#define C_AA_AB (C_CC_NE + 1)
1612 {F_CLASS_IMPLICIT | F_CLASS_WB, {F_AB3, F_NULL} },
1613
1614#define C_AA_AW (C_AA_AB + 1)
1615 {F_CLASS_IMPLICIT | F_CLASS_WB, {F_AW3, F_NULL} },
1616
1617#define C_ZZ_D (C_AA_AW + 1)
1618 {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_SIZED, F_NULL} },
1619
1620#define C_ZZ_H (C_ZZ_D + 1)
1621 {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_H1, F_NULL} },
1622
1623#define C_ZZ_B (C_ZZ_H + 1)
1624 {F_CLASS_IMPLICIT | F_CLASS_ZZ, {F_SIZEB1, F_NULL} },
1625
1626#define C_CC (C_ZZ_B + 1)
d9eca1df 1627 { F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND,
f36e33da
CZ		 1628 { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL,
1629 F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS,
1630 F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
1631 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW,
1632 F_NOTOVERFLOW, F_OVERFLOWCLR, F_GT, F_GE, F_LT,
c0c31e91 1633 F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM, F_NO_T, F_NULL } },
886a2506
NC		 1634
1635#define C_AA_ADDR3 (C_CC + 1)
1636#define C_AA27 (C_CC + 1)
6ec7c1ae 1637 { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A3, F_AW3, F_AB3, F_AS3, F_NULL } },
886a2506
NC		 1638#define C_AA_ADDR9 (C_AA_ADDR3 + 1)
1639#define C_AA21 (C_AA_ADDR3 + 1)
6ec7c1ae 1640 { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A9, F_AW9, F_AB9, F_AS9, F_NULL } },
886a2506
NC		 1641#define C_AA_ADDR22 (C_AA_ADDR9 + 1)
1642#define C_AA8 (C_AA_ADDR9 + 1)
6ec7c1ae 1643 { F_CLASS_OPTIONAL | F_CLASS_WB, { F_A22, F_AW22, F_AB22, F_AS22, F_NULL } },
886a2506
NC		 1644
1645#define C_F (C_AA_ADDR22 + 1)
1ae8ab47 1646 { F_CLASS_OPTIONAL, { F_FLAG, F_NULL } },
886a2506 1647#define C_FHARD (C_F + 1)
1ae8ab47 1648 { F_CLASS_OPTIONAL, { F_FFAKE, F_NULL } },
886a2506
NC		 1649
1650#define C_T (C_FHARD + 1)
1ae8ab47 1651 { F_CLASS_OPTIONAL, { F_NT, F_T, F_NULL } },
886a2506 1652#define C_D (C_T + 1)
1ae8ab47 1653 { F_CLASS_OPTIONAL, { F_ND, F_D, F_NULL } },
2b848ebd
CZ		 1654#define C_DNZ_D (C_D + 1)
1655 { F_CLASS_OPTIONAL, { F_DNZ_ND, F_DNZ_D, F_NULL } },
886a2506 1656
2b848ebd 1657#define C_DHARD (C_DNZ_D + 1)
1ae8ab47 1658 { F_CLASS_OPTIONAL, { F_DFAKE, F_NULL } },
886a2506
NC		 1659
1660#define C_DI20 (C_DHARD + 1)
1ae8ab47 1661 { F_CLASS_OPTIONAL, { F_DI11, F_NULL }},
b437d035
AB		 1662#define C_DI14 (C_DI20 + 1)
1663 { F_CLASS_OPTIONAL, { F_DI14, F_NULL }},
1664#define C_DI16 (C_DI14 + 1)
1ae8ab47 1665 { F_CLASS_OPTIONAL, { F_DI15, F_NULL }},
886a2506 1666#define C_DI26 (C_DI16 + 1)
1ae8ab47 1667 { F_CLASS_OPTIONAL, { F_DI5, F_NULL }},
886a2506
NC		 1668
1669#define C_X25 (C_DI26 + 1)
1ae8ab47 1670 { F_CLASS_OPTIONAL, { F_SIGN6, F_NULL }},
886a2506 1671#define C_X15 (C_X25 + 1)
1ae8ab47 1672 { F_CLASS_OPTIONAL, { F_SIGN16, F_NULL }},
886a2506
NC		 1673#define C_XHARD (C_X15 + 1)
1674#define C_X (C_X15 + 1)
1ae8ab47 1675 { F_CLASS_OPTIONAL, { F_SIGNX, F_NULL }},
886a2506
NC		 1676
1677#define C_ZZ13 (C_X + 1)
1ae8ab47 1678 { F_CLASS_OPTIONAL, { F_SIZEB17, F_SIZEW17, F_H17, F_NULL}},
886a2506 1679#define C_ZZ23 (C_ZZ13 + 1)
1ae8ab47 1680 { F_CLASS_OPTIONAL, { F_SIZEB7, F_SIZEW7, F_H7, F_NULL}},
886a2506 1681#define C_ZZ29 (C_ZZ23 + 1)
1ae8ab47 1682 { F_CLASS_OPTIONAL, { F_SIZEB1, F_SIZEW1, F_H1, F_NULL}},
886a2506
NC		 1683
1684#define C_AS (C_ZZ29 + 1)
1ae8ab47 1685 { F_CLASS_OPTIONAL, { F_ASFAKE, F_NULL}},
886a2506
NC		 1686
1687#define C_NE (C_AS + 1)
1ae8ab47 1688 { F_CLASS_OPTIONAL, { F_NE, F_NULL}},
e23e8ebe
AB		 1689
1690 /* ARC NPS400 Support: See comment near head of file. */
1691#define C_NPS_CL (C_NE + 1)
1692 { F_CLASS_REQUIRED, { F_NPS_CL, F_NULL}},
1693
645d3342
RZ		 1694#define C_NPS_NA (C_NPS_CL + 1)
1695 { F_CLASS_OPTIONAL, { F_NPS_NA, F_NULL}},
1696
c0c31e91
RZ		 1697#define C_NPS_SR (C_NPS_NA + 1)
1698 { F_CLASS_OPTIONAL, { F_NPS_SR, F_NULL}},
1699
1700#define C_NPS_M (C_NPS_SR + 1)
1701 { F_CLASS_OPTIONAL, { F_NPS_M, F_NULL}},
1702
1703#define C_NPS_F (C_NPS_M + 1)
e23e8ebe 1704 { F_CLASS_OPTIONAL, { F_NPS_FLAG, F_NULL}},
820f03ff
AB		 1705
1706#define C_NPS_R (C_NPS_F + 1)
1707 { F_CLASS_OPTIONAL, { F_NPS_R, F_NULL}},
a42a4f84
AB		 1708
1709#define C_NPS_SCHD_RW (C_NPS_R + 1)
1710 { F_CLASS_REQUIRED, { F_NPS_RW, F_NPS_RD, F_NULL}},
1711
1712#define C_NPS_SCHD_TRIG (C_NPS_SCHD_RW + 1)
1713 { F_CLASS_REQUIRED, { F_NPS_WFT, F_NULL}},
1714
1715#define C_NPS_SCHD_IE (C_NPS_SCHD_TRIG + 1)
1716 { F_CLASS_OPTIONAL, { F_NPS_IE1, F_NPS_IE2, F_NPS_IE12, F_NULL}},
1717
1718#define C_NPS_SYNC (C_NPS_SCHD_IE + 1)
1719 { F_CLASS_REQUIRED, { F_NPS_SYNC_RD, F_NPS_SYNC_WR, F_NULL}},
1720
1721#define C_NPS_HWS_OFF (C_NPS_SYNC + 1)
1722 { F_CLASS_REQUIRED, { F_NPS_HWS_OFF, F_NULL}},
1723
1724#define C_NPS_HWS_RESTORE (C_NPS_HWS_OFF + 1)
1725 { F_CLASS_REQUIRED, { F_NPS_HWS_RESTORE, F_NULL}},
1726
537aefaf
AB		 1727#define C_NPS_SX (C_NPS_HWS_RESTORE + 1)
1728 { F_CLASS_OPTIONAL, { F_NPS_SX, F_NULL}},
1729
1730#define C_NPS_AR_AL (C_NPS_SX + 1)
1731 { F_CLASS_REQUIRED, { F_NPS_AR, F_NPS_AL, F_NULL}},
14053c19
GM		 1732
1733#define C_NPS_S (C_NPS_AR_AL + 1)
1734 { F_CLASS_REQUIRED, { F_NPS_S, F_NULL}},
1735
1736#define C_NPS_ZNCV (C_NPS_S + 1)
1737 { F_CLASS_REQUIRED, { F_NPS_ZNCV_RD, F_NPS_ZNCV_WR, F_NULL}},
9ba75c88
GM		 1738
1739#define C_NPS_P0 (C_NPS_ZNCV + 1)
1740 { F_CLASS_REQUIRED, { F_NPS_P0, F_NULL }},
1741
1742#define C_NPS_P1 (C_NPS_P0 + 1)
1743 { F_CLASS_REQUIRED, { F_NPS_P1, F_NULL }},
1744
1745#define C_NPS_P2 (C_NPS_P1 + 1)
1746 { F_CLASS_REQUIRED, { F_NPS_P2, F_NULL }},
1747
1748#define C_NPS_P3 (C_NPS_P2 + 1)
1749 { F_CLASS_REQUIRED, { F_NPS_P3, F_NULL }},
28215275
GM		 1750
1751#define C_NPS_LDBIT_DI (C_NPS_P3 + 1)
1752 { F_CLASS_REQUIRED, { F_NPS_LDBIT_DI, F_NULL }},
1753
1754#define C_NPS_LDBIT_CL1 (C_NPS_LDBIT_DI + 1)
1755 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL1, F_NULL }},
1756
1757#define C_NPS_LDBIT_CL2 (C_NPS_LDBIT_CL1 + 1)
1758 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_CL2, F_NULL }},
1759
1760#define C_NPS_LDBIT_X_1 (C_NPS_LDBIT_CL2 + 1)
1761 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_1, F_NPS_LDBIT_X4_1, F_NULL }},
1762
1763#define C_NPS_LDBIT_X_2 (C_NPS_LDBIT_X_1 + 1)
1764 { F_CLASS_OPTIONAL, { F_NPS_LDBIT_X2_2, F_NPS_LDBIT_X4_2, F_NULL }},
c0c31e91
RZ		 1765
1766#define C_NPS_CORE (C_NPS_LDBIT_X_2 + 1)
1767 { F_CLASS_REQUIRED, { F_NPS_CORE, F_NULL}},
1768
1769#define C_NPS_CLSR (C_NPS_CORE + 1)
1770 { F_CLASS_REQUIRED, { F_NPS_CLSR, F_NULL}},
1771
1772#define C_NPS_ALL (C_NPS_CLSR + 1)
1773 { F_CLASS_REQUIRED, { F_NPS_ALL, F_NULL}},
1774
1775#define C_NPS_GIC (C_NPS_ALL + 1)
1776 { F_CLASS_REQUIRED, { F_NPS_GIC, F_NULL}},
1777
1778#define C_NPS_RSPI_GIC (C_NPS_GIC + 1)
1779 { F_CLASS_REQUIRED, { F_NPS_RSPI_GIC, F_NULL}},
886a2506 1780};
252b5132 1781
b99747ae
CZ		 1782const unsigned char flags_none[] = { 0 };
1783const unsigned char flags_f[] = { C_F };
1784const unsigned char flags_cc[] = { C_CC };
1785const unsigned char flags_ccf[] = { C_CC, C_F };
1786
886a2506 1787/* The operands table.
252b5132 1788
886a2506 1789 The format of the operands table is:
47b0e7ad 1790
886a2506
NC		 1791 BITS SHIFT DEFAULT_RELOC FLAGS INSERT_FUN EXTRACT_FUN. */
1792const struct arc_operand arc_operands[] =
0d2bcfaf 1793{
886a2506
NC		 1794 /* The fields are bits, shift, insert, extract, flags. The zero
1795 index is used to indicate end-of-list. */
1796#define UNUSED 0
1797 { 0, 0, 0, 0, 0, 0 },
4eb6f892
AB		 1798
1799#define IGNORED (UNUSED + 1)
1800 { 0, 0, 0, ARC_OPERAND_IGNORE | ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK, 0, 0 },
1801
886a2506
NC		 1802 /* The plain integer register fields. Used by 32 bit
1803 instructions. */
4eb6f892 1804#define RA (IGNORED + 1)
886a2506 1805 { 6, 0, 0, ARC_OPERAND_IR, 0, 0 },
abe7c33b
CZ		 1806#define RA_CHK (RA + 1)
1807 { 6, 0, 0, ARC_OPERAND_IR, insert_ra_chk, 0 },
1808#define RB (RA_CHK + 1)
886a2506 1809 { 6, 12, 0, ARC_OPERAND_IR, insert_rb, extract_rb },
abe7c33b
CZ		 1810#define RB_CHK (RB + 1)
1811 { 6, 12, 0, ARC_OPERAND_IR, insert_rb_chk, extract_rb },
1812#define RC (RB_CHK + 1)
886a2506
NC		 1813 { 6, 6, 0, ARC_OPERAND_IR, 0, 0 },
1814#define RBdup (RC + 1)
1815 { 6, 12, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rb, extract_rb },
1816
1817#define RAD (RBdup + 1)
1818 { 6, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rad, 0 },
1819#define RCD (RAD + 1)
1820 { 6, 6, 0, ARC_OPERAND_IR | ARC_OPERAND_TRUNCATE, insert_rcd, 0 },
1821
1822 /* The plain integer register fields. Used by short
1823 instructions. */
1824#define RA16 (RCD + 1)
1825#define RA_S (RCD + 1)
1826 { 4, 0, 0, ARC_OPERAND_IR, insert_ras, extract_ras },
1827#define RB16 (RA16 + 1)
1828#define RB_S (RA16 + 1)
1829 { 4, 8, 0, ARC_OPERAND_IR, insert_rbs, extract_rbs },
1830#define RB16dup (RB16 + 1)
1831#define RB_Sdup (RB16 + 1)
1832 { 4, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_rbs, extract_rbs },
1833#define RC16 (RB16dup + 1)
1834#define RC_S (RB16dup + 1)
1835 { 4, 5, 0, ARC_OPERAND_IR, insert_rcs, extract_rcs },
1836#define R6H (RC16 + 1) /* 6bit register field 'h' used
1837 by V1 cpus. */
1838 { 6, 5, 0, ARC_OPERAND_IR, insert_rhv1, extract_rhv1 },
1839#define R5H (R6H + 1) /* 5bit register field 'h' used
1840 by V2 cpus. */
1841#define RH_S (R6H + 1) /* 5bit register field 'h' used
1842 by V2 cpus. */
1843 { 5, 5, 0, ARC_OPERAND_IR, insert_rhv2, extract_rhv2 },
1844#define R5Hdup (R5H + 1)
1845#define RH_Sdup (R5H + 1)
1846 { 5, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE,
1847 insert_rhv2, extract_rhv2 },
1848
1849#define RG (R5Hdup + 1)
1850#define G_S (R5Hdup + 1)
1851 { 5, 5, 0, ARC_OPERAND_IR, insert_g_s, extract_g_s },
1852
1853 /* Fix registers. */
1854#define R0 (RG + 1)
1855#define R0_S (RG + 1)
1856 { 0, 0, 0, ARC_OPERAND_IR, insert_r0, extract_r0 },
1857#define R1 (R0 + 1)
1858#define R1_S (R0 + 1)
1859 { 1, 0, 0, ARC_OPERAND_IR, insert_r1, extract_r1 },
1860#define R2 (R1 + 1)
1861#define R2_S (R1 + 1)
1862 { 2, 0, 0, ARC_OPERAND_IR, insert_r2, extract_r2 },
1863#define R3 (R2 + 1)
1864#define R3_S (R2 + 1)
1865 { 2, 0, 0, ARC_OPERAND_IR, insert_r3, extract_r3 },
8ddf6b2a 1866#define RSP (R3 + 1)
886a2506
NC		 1867#define SP_S (R3 + 1)
1868 { 5, 0, 0, ARC_OPERAND_IR, insert_sp, extract_sp },
8ddf6b2a
CZ		 1869#define SPdup (RSP + 1)
1870#define SP_Sdup (RSP + 1)
886a2506
NC		 1871 { 5, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, insert_sp, extract_sp },
1872#define GP (SPdup + 1)
1873#define GP_S (SPdup + 1)
1874 { 5, 0, 0, ARC_OPERAND_IR, insert_gp, extract_gp },
1875
1876#define PCL_S (GP + 1)
1877 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK, insert_pcl, extract_pcl },
1878
1879#define BLINK (PCL_S + 1)
1880#define BLINK_S (PCL_S + 1)
1881 { 5, 0, 0, ARC_OPERAND_IR, insert_blink, extract_blink },
1882
1883#define ILINK1 (BLINK + 1)
1884 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink1, extract_ilink1 },
1885#define ILINK2 (ILINK1 + 1)
1886 { 5, 0, 0, ARC_OPERAND_IR, insert_ilink2, extract_ilink2 },
1887
1888 /* Long immediate. */
1889#define LIMM (ILINK2 + 1)
1890#define LIMM_S (ILINK2 + 1)
1891 { 32, 0, BFD_RELOC_ARC_32_ME, ARC_OPERAND_LIMM, insert_limm, 0 },
1892#define LIMMdup (LIMM + 1)
1893 { 32, 0, 0, ARC_OPERAND_LIMM | ARC_OPERAND_DUPLICATE, insert_limm, 0 },
1894
1895 /* Special operands. */
1896#define ZA (LIMMdup + 1)
1897#define ZB (LIMMdup + 1)
1898#define ZA_S (LIMMdup + 1)
1899#define ZB_S (LIMMdup + 1)
1900#define ZC_S (LIMMdup + 1)
1901 { 0, 0, 0, ARC_OPERAND_UNSIGNED, insert_za, 0 },
1902
1903#define RRANGE_EL (ZA + 1)
1904 { 4, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK | ARC_OPERAND_TRUNCATE,
1905 insert_rrange, extract_rrange},
126124cc
CZ		 1906#define R13_EL (RRANGE_EL + 1)
1907 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1908 insert_r13el, extract_rrange },
1909#define FP_EL (R13_EL + 1)
886a2506
NC		 1910 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1911 insert_fpel, extract_fpel },
1912#define BLINK_EL (FP_EL + 1)
1913 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1914 insert_blinkel, extract_blinkel },
1915#define PCL_EL (BLINK_EL + 1)
1916 { 1, 0, 0, ARC_OPERAND_IR | ARC_OPERAND_IGNORE | ARC_OPERAND_NCHK,
1917 insert_pclel, extract_pclel },
1918
1919 /* Fake operand to handle the T flag. */
1920#define BRAKET (PCL_EL + 1)
1921#define BRAKETdup (PCL_EL + 1)
1922 { 0, 0, 0, ARC_OPERAND_FAKE | ARC_OPERAND_BRAKET, 0, 0 },
1923
1924 /* Fake operand to handle the T flag. */
1925#define FKT_T (BRAKET + 1)
1926 { 1, 3, 0, ARC_OPERAND_FAKE, insert_Ybit, 0 },
1927 /* Fake operand to handle the T flag. */
1928#define FKT_NT (FKT_T + 1)
1929 { 1, 3, 0, ARC_OPERAND_FAKE, insert_NYbit, 0 },
1930
1931 /* UIMM6_20 mask = 00000000000000000000111111000000. */
1932#define UIMM6_20 (FKT_NT + 1)
1933 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_20, extract_uimm6_20},
1934
cc07cda6
CZ		 1935 /* Exactly like the above but used by relaxation. */
1936#define UIMM6_20R (UIMM6_20 + 1)
1937 {6, 0, -UIMM6_20R, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,
1938 insert_uimm6_20, extract_uimm6_20},
1939
886a2506 1940 /* SIMM12_20 mask = 00000000000000000000111111222222. */
cc07cda6 1941#define SIMM12_20 (UIMM6_20R + 1)
886a2506
NC		 1942 {12, 0, 0, ARC_OPERAND_SIGNED, insert_simm12_20, extract_simm12_20},
1943
cc07cda6
CZ		 1944 /* Exactly like the above but used by relaxation. */
1945#define SIMM12_20R (SIMM12_20 + 1)
1946 {12, 0, -SIMM12_20R, ARC_OPERAND_SIGNED | ARC_OPERAND_PCREL,
1947 insert_simm12_20, extract_simm12_20},
1948
7179e0e6
CZ		 1949 /* UIMM12_20 mask = 00000000000000000000111111222222. */
1950#define UIMM12_20 (SIMM12_20R + 1)
1951 {12, 0, 0, ARC_OPERAND_UNSIGNED, insert_simm12_20, extract_uimm12_20},
1952
886a2506 1953 /* SIMM3_5_S mask = 0000011100000000. */
7179e0e6 1954#define SIMM3_5_S (UIMM12_20 + 1)
886a2506
NC		 1955 {3, 0, 0, ARC_OPERAND_SIGNED | ARC_OPERAND_NCHK,
1956 insert_simm3s, extract_simm3s},
1957
1958 /* UIMM7_A32_11_S mask = 0000000000011111. */
1959#define UIMM7_A32_11_S (SIMM3_5_S + 1)
1960 {7, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1961 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm7_a32_11_s,
1962 extract_uimm7_a32_11_s},
1963
cc07cda6
CZ		 1964 /* The same as above but used by relaxation. */
1965#define UIMM7_A32_11R_S (UIMM7_A32_11_S + 1)
1966 {7, 0, -UIMM7_A32_11R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
1967 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE | ARC_OPERAND_PCREL,
1968 insert_uimm7_a32_11_s, extract_uimm7_a32_11_s},
1969
886a2506 1970 /* UIMM7_9_S mask = 0000000001111111. */
cc07cda6 1971#define UIMM7_9_S (UIMM7_A32_11R_S + 1)
886a2506
NC		 1972 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_9_s, extract_uimm7_9_s},
1973
1974 /* UIMM3_13_S mask = 0000000000000111. */
1975#define UIMM3_13_S (UIMM7_9_S + 1)
1976 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_13_s, extract_uimm3_13_s},
1977
cc07cda6
CZ		 1978 /* Exactly like the above but used for relaxation. */
1979#define UIMM3_13R_S (UIMM3_13_S + 1)
1980 {3, 0, -UIMM3_13R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,
1981 insert_uimm3_13_s, extract_uimm3_13_s},
1982
886a2506 1983 /* SIMM11_A32_7_S mask = 0000000111111111. */
cc07cda6 1984#define SIMM11_A32_7_S (UIMM3_13R_S + 1)
886a2506
NC		 1985 {11, 0, BFD_RELOC_ARC_SDA16_LD2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
1986 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_7_s, extract_simm11_a32_7_s},
1987
1988 /* UIMM6_13_S mask = 0000000002220111. */
1989#define UIMM6_13_S (SIMM11_A32_7_S + 1)
1990 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_13_s, extract_uimm6_13_s},
1991 /* UIMM5_11_S mask = 0000000000011111. */
1992#define UIMM5_11_S (UIMM6_13_S + 1)
1993 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_IGNORE, insert_uimm5_11_s,
1994 extract_uimm5_11_s},
1995
1996 /* SIMM9_A16_8 mask = 00000000111111102000000000000000. */
1997#define SIMM9_A16_8 (UIMM5_11_S + 1)
1998 {9, 0, -SIMM9_A16_8, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
1999 | ARC_OPERAND_PCREL | ARC_OPERAND_TRUNCATE, insert_simm9_a16_8,
2000 extract_simm9_a16_8},
2001
2002 /* UIMM6_8 mask = 00000000000000000000111111000000. */
2003#define UIMM6_8 (SIMM9_A16_8 + 1)
2004 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_8, extract_uimm6_8},
2005
2006 /* SIMM21_A16_5 mask = 00000111111111102222222222000000. */
2007#define SIMM21_A16_5 (UIMM6_8 + 1)
2008 {21, 0, BFD_RELOC_ARC_S21H_PCREL, ARC_OPERAND_SIGNED
2009 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE,
2010 insert_simm21_a16_5, extract_simm21_a16_5},
2011
2012 /* SIMM25_A16_5 mask = 00000111111111102222222222003333. */
2013#define SIMM25_A16_5 (SIMM21_A16_5 + 1)
2014 {25, 0, BFD_RELOC_ARC_S25H_PCREL, ARC_OPERAND_SIGNED
2015 | ARC_OPERAND_ALIGNED16 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL,
2016 insert_simm25_a16_5, extract_simm25_a16_5},
2017
2018 /* SIMM10_A16_7_S mask = 0000000111111111. */
2019#define SIMM10_A16_7_S (SIMM25_A16_5 + 1)
2020 {10, 0, -SIMM10_A16_7_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
2021 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm10_a16_7_s,
2022 extract_simm10_a16_7_s},
2023
2024#define SIMM10_A16_7_Sbis (SIMM10_A16_7_S + 1)
2025 {10, 0, -SIMM10_A16_7_Sbis, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
2026 | ARC_OPERAND_TRUNCATE, insert_simm10_a16_7_s, extract_simm10_a16_7_s},
2027
2028 /* SIMM7_A16_10_S mask = 0000000000111111. */
2029#define SIMM7_A16_10_S (SIMM10_A16_7_Sbis + 1)
2030 {7, 0, -SIMM7_A16_10_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
2031 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm7_a16_10_s,
2032 extract_simm7_a16_10_s},
2033
2034 /* SIMM21_A32_5 mask = 00000111111111002222222222000000. */
2035#define SIMM21_A32_5 (SIMM7_A16_10_S + 1)
2036 {21, 0, BFD_RELOC_ARC_S21W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
2037 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm21_a32_5,
2038 extract_simm21_a32_5},
2039
2040 /* SIMM25_A32_5 mask = 00000111111111002222222222003333. */
2041#define SIMM25_A32_5 (SIMM21_A32_5 + 1)
2042 {25, 0, BFD_RELOC_ARC_S25W_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
2043 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm25_a32_5,
2044 extract_simm25_a32_5},
2045
2046 /* SIMM13_A32_5_S mask = 0000011111111111. */
2047#define SIMM13_A32_5_S (SIMM25_A32_5 + 1)
2048 {13, 0, BFD_RELOC_ARC_S13_PCREL, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
2049 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a32_5_s,
2050 extract_simm13_a32_5_s},
2051
2052 /* SIMM8_A16_9_S mask = 0000000001111111. */
2053#define SIMM8_A16_9_S (SIMM13_A32_5_S + 1)
2054 {8, 0, -SIMM8_A16_9_S, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
2055 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm8_a16_9_s,
2056 extract_simm8_a16_9_s},
2057
684d5a10
JEM		 2058/* UIMM10_6_S_JLIOFF mask = 0000001111111111. */
2059#define UIMM10_6_S_JLIOFF (SIMM8_A16_9_S + 1)
2060 {12, 0, BFD_RELOC_ARC_JLI_SECTOFF, ARC_OPERAND_UNSIGNED
2061 | ARC_OPERAND_ALIGNED32 | ARC_OPERAND_TRUNCATE, insert_uimm10_6_s,
2062 extract_uimm10_6_s},
2063
886a2506 2064 /* UIMM3_23 mask = 00000000000000000000000111000000. */
684d5a10 2065#define UIMM3_23 (UIMM10_6_S_JLIOFF + 1)
886a2506
NC		 2066 {3, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm3_23, extract_uimm3_23},
2067
2068 /* UIMM10_6_S mask = 0000001111111111. */
2069#define UIMM10_6_S (UIMM3_23 + 1)
2070 {10, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm10_6_s, extract_uimm10_6_s},
2071
2072 /* UIMM6_11_S mask = 0000002200011110. */
2073#define UIMM6_11_S (UIMM10_6_S + 1)
2074 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_11_s, extract_uimm6_11_s},
2075
2076 /* SIMM9_8 mask = 00000000111111112000000000000000. */
2077#define SIMM9_8 (UIMM6_11_S + 1)
2078 {9, 0, BFD_RELOC_ARC_SDA_LDST, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE,
2079 insert_simm9_8, extract_simm9_8},
2080
cc07cda6
CZ		 2081 /* The same as above but used by relaxation. */
2082#define SIMM9_8R (SIMM9_8 + 1)
2083 {9, 0, -SIMM9_8R, ARC_OPERAND_SIGNED | ARC_OPERAND_IGNORE
2084 | ARC_OPERAND_PCREL, insert_simm9_8, extract_simm9_8},
2085
886a2506 2086 /* UIMM10_A32_8_S mask = 0000000011111111. */
cc07cda6 2087#define UIMM10_A32_8_S (SIMM9_8R + 1)
886a2506
NC		 2088 {10, 0, -UIMM10_A32_8_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
2089 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm10_a32_8_s,
2090 extract_uimm10_a32_8_s},
2091
2092 /* SIMM9_7_S mask = 0000000111111111. */
2093#define SIMM9_7_S (UIMM10_A32_8_S + 1)
2094 {9, 0, BFD_RELOC_ARC_SDA16_LD, ARC_OPERAND_SIGNED, insert_simm9_7_s,
2095 extract_simm9_7_s},
2096
2097 /* UIMM6_A16_11_S mask = 0000000000011111. */
2098#define UIMM6_A16_11_S (SIMM9_7_S + 1)
2099 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
2100 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm6_a16_11_s,
2101 extract_uimm6_a16_11_s},
2102
2103 /* UIMM5_A32_11_S mask = 0000020000011000. */
2104#define UIMM5_A32_11_S (UIMM6_A16_11_S + 1)
2105 {5, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED32
2106 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_IGNORE, insert_uimm5_a32_11_s,
2107 extract_uimm5_a32_11_s},
2108
2109 /* SIMM11_A32_13_S mask = 0000022222200111. */
2110#define SIMM11_A32_13_S (UIMM5_A32_11_S + 1)
2111 {11, 0, BFD_RELOC_ARC_SDA16_ST2, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED32
2112 | ARC_OPERAND_TRUNCATE, insert_simm11_a32_13_s, extract_simm11_a32_13_s},
2113
2114 /* UIMM7_13_S mask = 0000000022220111. */
2115#define UIMM7_13_S (SIMM11_A32_13_S + 1)
2116 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_13_s, extract_uimm7_13_s},
2117
2118 /* UIMM6_A16_21 mask = 00000000000000000000011111000000. */
2119#define UIMM6_A16_21 (UIMM7_13_S + 1)
2120 {6, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
2121 | ARC_OPERAND_TRUNCATE, insert_uimm6_a16_21, extract_uimm6_a16_21},
2122
2123 /* UIMM7_11_S mask = 0000022200011110. */
2124#define UIMM7_11_S (UIMM6_A16_21 + 1)
2125 {7, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm7_11_s, extract_uimm7_11_s},
2126
2127 /* UIMM7_A16_20 mask = 00000000000000000000111111000000. */
2128#define UIMM7_A16_20 (UIMM7_11_S + 1)
2129 {7, 0, -UIMM7_A16_20, ARC_OPERAND_UNSIGNED | ARC_OPERAND_ALIGNED16
2130 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_uimm7_a16_20,
2131 extract_uimm7_a16_20},
2132
2133 /* SIMM13_A16_20 mask = 00000000000000000000111111222222. */
2134#define SIMM13_A16_20 (UIMM7_A16_20 + 1)
2135 {13, 0, -SIMM13_A16_20, ARC_OPERAND_SIGNED | ARC_OPERAND_ALIGNED16
2136 | ARC_OPERAND_TRUNCATE | ARC_OPERAND_PCREL, insert_simm13_a16_20,
2137 extract_simm13_a16_20},
2138
2139 /* UIMM8_8_S mask = 0000000011111111. */
2140#define UIMM8_8_S (SIMM13_A16_20 + 1)
2141 {8, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm8_8_s, extract_uimm8_8_s},
2142
cc07cda6
CZ		 2143 /* The same as above but used for relaxation. */
2144#define UIMM8_8R_S (UIMM8_8_S + 1)
2145 {8, 0, -UIMM8_8R_S, ARC_OPERAND_UNSIGNED | ARC_OPERAND_PCREL,
2146 insert_uimm8_8_s, extract_uimm8_8_s},
2147
886a2506 2148 /* W6 mask = 00000000000000000000111111000000. */
cc07cda6 2149#define W6 (UIMM8_8R_S + 1)
886a2506
NC		 2150 {6, 0, 0, ARC_OPERAND_SIGNED, insert_w6, extract_w6},
2151
2152 /* UIMM6_5_S mask = 0000011111100000. */
2153#define UIMM6_5_S (W6 + 1)
2154 {6, 0, 0, ARC_OPERAND_UNSIGNED, insert_uimm6_5_s, extract_uimm6_5_s},
e23e8ebe
AB		 2155
2156 /* ARC NPS400 Support: See comment near head of file. */
2157#define NPS_R_DST_3B (UIMM6_5_S + 1)
c0c31e91
RZ		 2158 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2159 insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
e23e8ebe
AB		 2160
2161#define NPS_R_SRC1_3B (NPS_R_DST_3B + 1)
c0c31e91
RZ		 2162 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,
2163 insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
e23e8ebe
AB		 2164
2165#define NPS_R_SRC2_3B (NPS_R_SRC1_3B + 1)
c0c31e91
RZ		 2166 { 3, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2167 insert_nps_3bit_reg_at_21_src2, extract_nps_3bit_reg_at_21_src2 },
e23e8ebe
AB		 2168
2169#define NPS_R_DST (NPS_R_SRC2_3B + 1)
2cce10e7 2170 { 6, 21, 0, ARC_OPERAND_IR, NULL, NULL },
e23e8ebe
AB		 2171
2172#define NPS_R_SRC1 (NPS_R_DST + 1)
2cce10e7 2173 { 6, 21, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },
e23e8ebe
AB		 2174
2175#define NPS_BITOP_DST_POS (NPS_R_SRC1 + 1)
2176 { 5, 5, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
2177
2178#define NPS_BITOP_SRC_POS (NPS_BITOP_DST_POS + 1)
2179 { 5, 0, 0, ARC_OPERAND_UNSIGNED, 0, 0 },
2180
2181#define NPS_BITOP_SIZE (NPS_BITOP_SRC_POS + 1)
c0c31e91
RZ		 2182 { 5, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2183 insert_nps_bitop_size, extract_nps_bitop_size },
e23e8ebe 2184
820f03ff 2185#define NPS_BITOP_DST_POS_SZ (NPS_BITOP_SIZE + 1)
c0c31e91
RZ		 2186 { 5, 0, 0, ARC_OPERAND_UNSIGNED,
2187 insert_nps_dst_pos_and_size, extract_nps_dst_pos_and_size },
820f03ff
AB		 2188
2189#define NPS_BITOP_SIZE_2B (NPS_BITOP_DST_POS_SZ + 1)
c0c31e91
RZ		 2190 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2191 insert_nps_bitop_size_2b, extract_nps_bitop_size_2b },
820f03ff
AB		 2192
2193#define NPS_BITOP_UIMM8 (NPS_BITOP_SIZE_2B + 1)
c0c31e91
RZ		 2194 { 8, 0, 0, ARC_OPERAND_UNSIGNED,
2195 insert_nps_bitop_uimm8, extract_nps_bitop_uimm8 },
820f03ff
AB		 2196
2197#define NPS_UIMM16 (NPS_BITOP_UIMM8 + 1)
e23e8ebe 2198 { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
820f03ff 2199
14053c19
GM		 2200#define NPS_SIMM16 (NPS_UIMM16 + 1)
2201 { 16, 0, 0, ARC_OPERAND_SIGNED, NULL, NULL },
2202
2203#define NPS_RFLT_UIMM6 (NPS_SIMM16 + 1)
c0c31e91
RZ		 2204 { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2205 insert_nps_rflt_uimm6, extract_nps_rflt_uimm6 },
4b0c052e
AB		 2206
2207#define NPS_XLDST_UIMM16 (NPS_RFLT_UIMM6 + 1)
c0c31e91
RZ		 2208 { 16, 0, BFD_RELOC_ARC_NPS_CMEM16, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2209 insert_nps_cmem_uimm16, extract_nps_cmem_uimm16 },
537aefaf
AB		 2210
2211#define NPS_SRC2_POS (NPS_XLDST_UIMM16 + 1)
c0c31e91
RZ		 2212 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2213 insert_nps_src2_pos, extract_nps_src2_pos },
537aefaf
AB		 2214
2215#define NPS_SRC1_POS (NPS_SRC2_POS + 1)
c0c31e91
RZ		 2216 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2217 insert_nps_src1_pos, extract_nps_src1_pos },
537aefaf
AB		 2218
2219#define NPS_ADDB_SIZE (NPS_SRC1_POS + 1)
c0c31e91
RZ		 2220 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2221 insert_nps_addb_size, extract_nps_addb_size },
537aefaf
AB		 2222
2223#define NPS_ANDB_SIZE (NPS_ADDB_SIZE + 1)
c0c31e91
RZ		 2224 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2225 insert_nps_andb_size, extract_nps_andb_size },
537aefaf
AB		 2226
2227#define NPS_FXORB_SIZE (NPS_ANDB_SIZE + 1)
c0c31e91
RZ		 2228 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2229 insert_nps_fxorb_size, extract_nps_fxorb_size },
537aefaf
AB		 2230
2231#define NPS_WXORB_SIZE (NPS_FXORB_SIZE + 1)
c0c31e91
RZ		 2232 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2233 insert_nps_wxorb_size, extract_nps_wxorb_size },
537aefaf
AB		 2234
2235#define NPS_R_XLDST (NPS_WXORB_SIZE + 1)
2236 { 6, 5, 0, ARC_OPERAND_IR, NULL, NULL },
2237
2238#define NPS_DIV_UIMM4 (NPS_R_XLDST + 1)
2239 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2240
2241#define NPS_QCMP_SIZE (NPS_DIV_UIMM4 + 1)
c0c31e91
RZ		 2242 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2243 insert_nps_qcmp_size, extract_nps_qcmp_size },
537aefaf
AB		 2244
2245#define NPS_QCMP_M1 (NPS_QCMP_SIZE + 1)
2246 { 1, 14, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m1 },
2247
2248#define NPS_QCMP_M2 (NPS_QCMP_M1 + 1)
2249 { 1, 15, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m2 },
2250
2251#define NPS_QCMP_M3 (NPS_QCMP_M2 + 1)
2252 { 4, 5, 0, ARC_OPERAND_UNSIGNED, NULL, extract_nps_qcmp_m3 },
2253
2254#define NPS_CALC_ENTRY_SIZE (NPS_QCMP_M3 + 1)
c0c31e91
RZ		 2255 { 0, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2256 insert_nps_calc_entry_size, extract_nps_calc_entry_size },
4eb6f892
AB		 2257
2258#define NPS_R_DST_3B_SHORT (NPS_CALC_ENTRY_SIZE + 1)
c0c31e91
RZ		 2259 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2260 insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },
4eb6f892
AB		 2261
2262#define NPS_R_SRC1_3B_SHORT (NPS_R_DST_3B_SHORT + 1)
c0c31e91
RZ		 2263 { 3, 8, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,
2264 insert_nps_3bit_reg_at_8_dst, extract_nps_3bit_reg_at_8_dst },
4eb6f892
AB		 2265
2266#define NPS_R_SRC2_3B_SHORT (NPS_R_SRC1_3B_SHORT + 1)
c0c31e91
RZ		 2267 { 3, 5, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2268 insert_nps_3bit_reg_at_5_src2, extract_nps_3bit_reg_at_5_src2 },
4eb6f892
AB		 2269
2270#define NPS_BITOP_SIZE2 (NPS_R_SRC2_3B_SHORT + 1)
c0c31e91
RZ		 2271 { 5, 25, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2272 insert_nps_bitop2_size, extract_nps_bitop2_size },
4eb6f892
AB		 2273
2274#define NPS_BITOP_SIZE1 (NPS_BITOP_SIZE2 + 1)
c0c31e91
RZ		 2275 { 5, 20, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2276 insert_nps_bitop1_size, extract_nps_bitop1_size },
4eb6f892
AB		 2277
2278#define NPS_BITOP_DST_POS3_POS4 (NPS_BITOP_SIZE1 + 1)
c0c31e91
RZ		 2279 { 5, 0, 0, ARC_OPERAND_UNSIGNED,
2280 insert_nps_bitop_dst_pos3_pos4, extract_nps_bitop_dst_pos3_pos4 },
4eb6f892
AB		 2281
2282#define NPS_BITOP_DST_POS4 (NPS_BITOP_DST_POS3_POS4 + 1)
bdfe53e3 2283 { 5, 42, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 2284
2285#define NPS_BITOP_DST_POS3 (NPS_BITOP_DST_POS4 + 1)
bdfe53e3 2286 { 5, 37, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 2287
2288#define NPS_BITOP_DST_POS2 (NPS_BITOP_DST_POS3 + 1)
2289 { 5, 15, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2290
2291#define NPS_BITOP_DST_POS1 (NPS_BITOP_DST_POS2 + 1)
2292 { 5, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2293
2294#define NPS_BITOP_SRC_POS4 (NPS_BITOP_DST_POS1 + 1)
bdfe53e3 2295 { 5, 32, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
4eb6f892
AB		 2296
2297#define NPS_BITOP_SRC_POS3 (NPS_BITOP_SRC_POS4 + 1)
2298 { 5, 20, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2299
2300#define NPS_BITOP_SRC_POS2 (NPS_BITOP_SRC_POS3 + 1)
2301 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2302
2303#define NPS_BITOP_SRC_POS1 (NPS_BITOP_SRC_POS2 + 1)
2304 { 5, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2305
bdfe53e3 2306#define NPS_BITOP_MOD4 (NPS_BITOP_SRC_POS1 + 1)
c0c31e91
RZ		 2307 { 2, 0, 0, ARC_OPERAND_UNSIGNED,
2308 insert_nps_bitop_mod4, extract_nps_bitop_mod4 },
4eb6f892 2309
bdfe53e3 2310#define NPS_BITOP_MOD3 (NPS_BITOP_MOD4 + 1)
4eb6f892
AB		 2311 { 2, 29, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2312
2313#define NPS_BITOP_MOD2 (NPS_BITOP_MOD3 + 1)
2314 { 2, 27, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2315
2316#define NPS_BITOP_MOD1 (NPS_BITOP_MOD2 + 1)
2317 { 2, 25, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2318
2319#define NPS_BITOP_INS_EXT (NPS_BITOP_MOD1 + 1)
c0c31e91
RZ		 2320 { 5, 20, 0, ARC_OPERAND_UNSIGNED,
2321 insert_nps_bitop_ins_ext, extract_nps_bitop_ins_ext },
14053c19
GM		 2322
2323#define NPS_FIELD_START_POS (NPS_BITOP_INS_EXT + 1)
2324 { 3, 3, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2325
2326#define NPS_FIELD_SIZE (NPS_FIELD_START_POS + 1)
c0c31e91
RZ		 2327 { 3, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2328 insert_nps_field_size, extract_nps_field_size },
14053c19
GM		 2329
2330#define NPS_SHIFT_FACTOR (NPS_FIELD_SIZE + 1)
c0c31e91
RZ		 2331 { 3, 9, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2332 insert_nps_shift_factor, extract_nps_shift_factor },
14053c19
GM		 2333
2334#define NPS_BITS_TO_SCRAMBLE (NPS_SHIFT_FACTOR + 1)
c0c31e91
RZ		 2335 { 3, 12, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2336 insert_nps_bits_to_scramble, extract_nps_bits_to_scramble },
14053c19
GM		 2337
2338#define NPS_SRC2_POS_5B (NPS_BITS_TO_SCRAMBLE + 1)
2339 { 5, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2340
2341#define NPS_BDLEN_MAX_LEN (NPS_SRC2_POS_5B + 1)
c0c31e91
RZ		 2342 { 8, 5, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2343 insert_nps_bdlen_max_len, extract_nps_bdlen_max_len },
14053c19
GM		 2344
2345#define NPS_MIN_HOFS (NPS_BDLEN_MAX_LEN + 1)
c0c31e91
RZ		 2346 { 4, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2347 insert_nps_min_hofs, extract_nps_min_hofs },
14053c19
GM		 2348
2349#define NPS_PSBC (NPS_MIN_HOFS + 1)
2350 { 1, 11, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
9ba75c88
GM		 2351
2352#define NPS_DPI_DST (NPS_PSBC + 1)
2353 { 5, 11, 0, ARC_OPERAND_IR, NULL, NULL },
2354
c0c31e91
RZ		 2355 /* NPS_DPI_SRC1_3B is similar to NPS_R_SRC1_3B
2356 but doesn't duplicate an operand. */
9ba75c88 2357#define NPS_DPI_SRC1_3B (NPS_DPI_DST + 1)
c0c31e91
RZ		 2358 { 3, 24, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2359 insert_nps_3bit_reg_at_24_dst, extract_nps_3bit_reg_at_24_dst },
9ba75c88
GM		 2360
2361#define NPS_HASH_WIDTH (NPS_DPI_SRC1_3B + 1)
c0c31e91
RZ		 2362 { 5, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2363 insert_nps_hash_width, extract_nps_hash_width },
9ba75c88
GM		 2364
2365#define NPS_HASH_PERM (NPS_HASH_WIDTH + 1)
2366 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2367
2368#define NPS_HASH_NONLINEAR (NPS_HASH_PERM + 1)
2369 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2370
2371#define NPS_HASH_BASEMAT (NPS_HASH_NONLINEAR + 1)
2372 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2373
2374#define NPS_HASH_LEN (NPS_HASH_BASEMAT + 1)
c0c31e91
RZ		 2375 { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2376 insert_nps_hash_len, extract_nps_hash_len },
9ba75c88
GM		 2377
2378#define NPS_HASH_OFS (NPS_HASH_LEN + 1)
2379 { 2, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2380
2381#define NPS_HASH_BASEMAT2 (NPS_HASH_OFS + 1)
2382 { 1, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2383
2384#define NPS_E4BY_INDEX0 (NPS_HASH_BASEMAT2 + 1)
2385 { 3, 8, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2386
2387#define NPS_E4BY_INDEX1 (NPS_E4BY_INDEX0 + 1)
2388 { 3, 5, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2389
2390#define NPS_E4BY_INDEX2 (NPS_E4BY_INDEX1 + 1)
2391 { 3, 2, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2392
2393#define NPS_E4BY_INDEX3 (NPS_E4BY_INDEX2 + 1)
c0c31e91
RZ		 2394 { 2, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2395 insert_nps_index3, extract_nps_index3 },
db18dbab
GM		 2396
2397#define COLON (NPS_E4BY_INDEX3 + 1)
2398 { 0, 0, 0, ARC_OPERAND_COLON | ARC_OPERAND_FAKE, NULL, NULL },
2399
2400#define NPS_BD (COLON + 1)
c0c31e91
RZ		 2401 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2402 insert_nps_bd, extract_nps_bd },
db18dbab
GM		 2403
2404#define NPS_JID (NPS_BD + 1)
c0c31e91
RZ		 2405 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2406 insert_nps_jid, extract_nps_jid },
db18dbab
GM		 2407
2408#define NPS_LBD (NPS_JID + 1)
c0c31e91
RZ		 2409 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2410 insert_nps_lbd, extract_nps_lbd },
db18dbab
GM		 2411
2412#define NPS_MBD (NPS_LBD + 1)
c0c31e91
RZ		 2413 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2414 insert_nps_mbd, extract_nps_mbd },
db18dbab
GM		 2415
2416#define NPS_SD (NPS_MBD + 1)
c0c31e91
RZ		 2417 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2418 insert_nps_sd, extract_nps_sd },
db18dbab
GM		 2419
2420#define NPS_SM (NPS_SD + 1)
c0c31e91
RZ		 2421 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2422 insert_nps_sm, extract_nps_sm },
db18dbab
GM		 2423
2424#define NPS_XA (NPS_SM + 1)
c0c31e91
RZ		 2425 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2426 insert_nps_xa, extract_nps_xa },
db18dbab
GM		 2427
2428#define NPS_XD (NPS_XA + 1)
c0c31e91
RZ		 2429 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2430 insert_nps_xd, extract_nps_xd },
db18dbab
GM		 2431
2432#define NPS_CD (NPS_XD + 1)
c0c31e91
RZ		 2433 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2434 insert_nps_cd, extract_nps_cd },
db18dbab
GM		 2435
2436#define NPS_CBD (NPS_CD + 1)
c0c31e91
RZ		 2437 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2438 insert_nps_cbd, extract_nps_cbd },
db18dbab
GM		 2439
2440#define NPS_CJID (NPS_CBD + 1)
c0c31e91
RZ		 2441 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2442 insert_nps_cjid, extract_nps_cjid },
db18dbab
GM		 2443
2444#define NPS_CLBD (NPS_CJID + 1)
c0c31e91
RZ		 2445 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2446 insert_nps_clbd, extract_nps_clbd },
db18dbab
GM		 2447
2448#define NPS_CM (NPS_CLBD + 1)
c0c31e91
RZ		 2449 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2450 insert_nps_cm, extract_nps_cm },
db18dbab
GM		 2451
2452#define NPS_CSD (NPS_CM + 1)
c0c31e91
RZ		 2453 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2454 insert_nps_csd, extract_nps_csd },
db18dbab
GM		 2455
2456#define NPS_CXA (NPS_CSD + 1)
c0c31e91
RZ		 2457 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2458 insert_nps_cxa, extract_nps_cxa },
db18dbab
GM		 2459
2460#define NPS_CXD (NPS_CXA + 1)
c0c31e91
RZ		 2461 { 0, 0, 0, ARC_OPERAND_ADDRTYPE | ARC_OPERAND_NCHK,
2462 insert_nps_cxd, extract_nps_cxd },
db18dbab
GM		 2463
2464#define NPS_BD_TYPE (NPS_CXD + 1)
2465 { 1, 10, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2466
2467#define NPS_BMU_NUM (NPS_BD_TYPE + 1)
c0c31e91
RZ		 2468 { 3, 0, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2469 insert_nps_bd_num_buff, extract_nps_bd_num_buff },
db18dbab
GM		 2470
2471#define NPS_PMU_NXT_DST (NPS_BMU_NUM + 1)
2472 { 4, 6, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2473
c0c31e91
RZ		 2474#define NPS_WHASH_SIZE (NPS_PMU_NXT_DST + 1)
2475 { 6, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2476 insert_nps_size_16bit, extract_nps_size_16bit },
2477
2478#define NPS_PMU_NUM_JOB (NPS_WHASH_SIZE + 1)
2479 { 2, 6, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2480 insert_nps_pmu_num_job, extract_nps_pmu_num_job },
bdfe53e3 2481
645d3342 2482#define NPS_DMA_IMM_ENTRY (NPS_PMU_NUM_JOB + 1)
c0c31e91
RZ		 2483 { 3, 2, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2484 insert_nps_imm_entry, extract_nps_imm_entry },
645d3342
RZ		 2485
2486#define NPS_DMA_IMM_OFFSET (NPS_DMA_IMM_ENTRY + 1)
c0c31e91
RZ		 2487 { 4, 10, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2488 insert_nps_imm_offset, extract_nps_imm_offset },
2489
2490#define NPS_MISC_IMM_SIZE (NPS_DMA_IMM_OFFSET + 1)
2491 { 7, 0, 0, ARC_OPERAND_UNSIGNED , NULL, NULL },
2492
2493#define NPS_MISC_IMM_OFFSET (NPS_MISC_IMM_SIZE + 1)
2494 { 5, 8, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2495 insert_nps_misc_imm_offset, extract_nps_misc_imm_offset },
645d3342 2496
c0c31e91
RZ		 2497#define NPS_R_DST_3B_48 (NPS_MISC_IMM_OFFSET + 1)
2498 { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2499 insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },
bdfe53e3
AB		 2500
2501#define NPS_R_SRC1_3B_48 (NPS_R_DST_3B_48 + 1)
c0c31e91
RZ		 2502 { 3, 40, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,
2503 insert_nps_3bit_reg_at_40_dst, extract_nps_3bit_reg_at_40_dst },
bdfe53e3
AB		 2504
2505#define NPS_R_SRC2_3B_48 (NPS_R_SRC1_3B_48 + 1)
c0c31e91
RZ		 2506 { 3, 37, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2507 insert_nps_3bit_reg_at_37_src2, extract_nps_3bit_reg_at_37_src2 },
bdfe53e3
AB		 2508
2509#define NPS_R_DST_3B_64 (NPS_R_SRC2_3B_48 + 1)
c0c31e91
RZ		 2510 { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2511 insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },
bdfe53e3
AB		 2512
2513#define NPS_R_SRC1_3B_64 (NPS_R_DST_3B_64 + 1)
c0c31e91
RZ		 2514 { 3, 56, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE | ARC_OPERAND_NCHK,
2515 insert_nps_3bit_reg_at_56_dst, extract_nps_3bit_reg_at_56_dst },
bdfe53e3
AB		 2516
2517#define NPS_R_SRC2_3B_64 (NPS_R_SRC1_3B_64 + 1)
c0c31e91
RZ		 2518 { 3, 53, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2519 insert_nps_3bit_reg_at_53_src2, extract_nps_3bit_reg_at_53_src2 },
0d2bcfaf 2520
5a736821
GM		 2521#define NPS_RA_64 (NPS_R_SRC2_3B_64 + 1)
2522 { 6, 53, 0, ARC_OPERAND_IR, NULL, NULL },
2523
2524#define NPS_RB_64 (NPS_RA_64 + 1)
2525 { 5, 48, 0, ARC_OPERAND_IR, NULL, NULL },
2526
2527#define NPS_RBdup_64 (NPS_RB_64 + 1)
2528 { 5, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_DUPLICATE, NULL, NULL },
2529
2530#define NPS_RBdouble_64 (NPS_RBdup_64 + 1)
c0c31e91
RZ		 2531 { 10, 43, 0, ARC_OPERAND_IR | ARC_OPERAND_NCHK,
2532 insert_nps_rbdouble_64, extract_nps_rbdouble_64 },
5a736821
GM		 2533
2534#define NPS_RC_64 (NPS_RBdouble_64 + 1)
2535 { 5, 43, 0, ARC_OPERAND_IR, NULL, NULL },
2536
2537#define NPS_UIMM16_0_64 (NPS_RC_64 + 1)
2538 { 16, 0, 0, ARC_OPERAND_UNSIGNED, NULL, NULL },
2539
2540#define NPS_PROTO_SIZE (NPS_UIMM16_0_64 + 1)
c0c31e91
RZ		 2541 { 6, 16, 0, ARC_OPERAND_UNSIGNED | ARC_OPERAND_NCHK,
2542 insert_nps_proto_size, extract_nps_proto_size }
5a736821 2543};
886a2506 2544const unsigned arc_num_operands = ARRAY_SIZE (arc_operands);
0d2bcfaf 2545
886a2506
NC		 2546const unsigned arc_Toperand = FKT_T;
2547const unsigned arc_NToperand = FKT_NT;
47b0e7ad 2548
b99747ae
CZ		 2549const unsigned char arg_none[] = { 0 };
2550const unsigned char arg_32bit_rarbrc[] = { RA, RB, RC };
2551const unsigned char arg_32bit_zarbrc[] = { ZA, RB, RC };
2552const unsigned char arg_32bit_rbrbrc[] = { RB, RBdup, RC };
2553const unsigned char arg_32bit_rarbu6[] = { RA, RB, UIMM6_20 };
2554const unsigned char arg_32bit_zarbu6[] = { ZA, RB, UIMM6_20 };
2555const unsigned char arg_32bit_rbrbu6[] = { RB, RBdup, UIMM6_20 };
2556const unsigned char arg_32bit_rbrbs12[] = { RB, RBdup, SIMM12_20 };
2557const unsigned char arg_32bit_ralimmrc[] = { RA, LIMM, RC };
2558const unsigned char arg_32bit_rarblimm[] = { RA, RB, LIMM };
2559const unsigned char arg_32bit_zalimmrc[] = { ZA, LIMM, RC };
2560const unsigned char arg_32bit_zarblimm[] = { ZA, RB, LIMM };
2561
2562const unsigned char arg_32bit_rbrblimm[] = { RB, RBdup, LIMM };
2563const unsigned char arg_32bit_ralimmu6[] = { RA, LIMM, UIMM6_20 };
2564const unsigned char arg_32bit_zalimmu6[] = { ZA, LIMM, UIMM6_20 };
2565
2566const unsigned char arg_32bit_zalimms12[] = { ZA, LIMM, SIMM12_20 };
2567const unsigned char arg_32bit_ralimmlimm[] = { RA, LIMM, LIMMdup };
2568const unsigned char arg_32bit_zalimmlimm[] = { ZA, LIMM, LIMMdup };
2569
2570const unsigned char arg_32bit_rbrc[] = { RB, RC };
2571const unsigned char arg_32bit_zarc[] = { ZA, RC };
2572const unsigned char arg_32bit_rbu6[] = { RB, UIMM6_20 };
2573const unsigned char arg_32bit_zau6[] = { ZA, UIMM6_20 };
2574const unsigned char arg_32bit_rblimm[] = { RB, LIMM };
2575const unsigned char arg_32bit_zalimm[] = { ZA, LIMM };
2576
2577const unsigned char arg_32bit_limmrc[] = { LIMM, RC };
2578const unsigned char arg_32bit_limmu6[] = { LIMM, UIMM6_20 };
2579const unsigned char arg_32bit_limms12[] = { LIMM, SIMM12_20 };
2580const unsigned char arg_32bit_limmlimm[] = { LIMM, LIMMdup };
2581
945e0f82
CZ		 2582const unsigned char arg_32bit_rc[] = { RC };
2583const unsigned char arg_32bit_u6[] = { UIMM6_20 };
2584const unsigned char arg_32bit_limm[] = { LIMM };
2585
886a2506 2586/* The opcode table.
0d2bcfaf 2587
886a2506 2588 The format of the opcode table is:
0d2bcfaf 2589
1328504b
AB		 2590 NAME OPCODE MASK CPU CLASS SUBCLASS { OPERANDS } { FLAGS }.
2591
2592 The table is organised such that, where possible, all instructions with
2593 the same mnemonic are together in a block. When the assembler searches
2594 for a suitable instruction the entries are checked in table order, so
2595 more specific, or specialised cases should appear earlier in the table.
2596
2597 As an example, consider two instructions 'add a,b,u6' and 'add
2598 a,b,limm'. The first takes a 6-bit immediate that is encoded within the
2599 32-bit instruction, while the second takes a 32-bit immediate that is
2600 encoded in a follow-on 32-bit, making the total instruction length
2601 64-bits. In this case the u6 variant must appear first in the table, as
2602 all u6 immediates could also be encoded using the 'limm' extension,
2603 however, we want to use the shorter instruction wherever possible.
2604
2605 It is possible though to split instructions with the same mnemonic into
2606 multiple groups. However, the instructions are still checked in table
2607 order, even across groups. The only time that instructions with the
2608 same mnemonic should be split into different groups is when different
2609 variants of the instruction appear in different architectures, in which
2610 case, grouping all instructions from a particular architecture together
2611 might be preferable to merging the instruction into the main instruction
2612 table.
2613
2614 An example of this split instruction groups can be found with the 'sync'
2615 instruction. The core arc architecture provides a 'sync' instruction,
2616 while the nps instruction set extension provides 'sync.rd' and
2617 'sync.wr'. The rd/wr flags are instruction flags, not part of the
2618 mnemonic, so we end up with two groups for the sync instruction, the
2619 first within the core arc instruction table, and the second within the
2620 nps extension instructions. */
886a2506 2621const struct arc_opcode arc_opcodes[] =
0d2bcfaf 2622{
886a2506 2623#include "arc-tbl.h"
e23e8ebe 2624#include "arc-nps400-tbl.h"
f2dd8838 2625#include "arc-ext-tbl.h"
0d2bcfaf 2626
b99747ae
CZ		 2627 { NULL, 0, 0, 0, 0, 0, { 0 }, { 0 } }
2628};
252b5132 2629
886a2506
NC		 2630/* List with special cases instructions and the applicable flags. */
2631const struct arc_flag_special arc_flag_special_cases[] =
252b5132 2632{
886a2506
NC		 2633 { "b", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2634 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2635 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
c0c31e91
RZ		 2636 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NJ, F_NM,
2637 F_NO_T, F_NULL } },
886a2506
NC		 2638 { "bl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2639 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2640 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2641 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2642 { "br", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2643 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2644 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2645 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2646 { "j", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2647 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2648 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2649 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2650 { "jl", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2651 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2652 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2653 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2654 { "lp", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2655 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2656 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2657 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2658 { "set", { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE,
2659 F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR,
2660 F_NOTCARRY, F_HIGHER, F_OVERFLOWSET, F_OVERFLOW, F_NOTOVERFLOW,
2661 F_OVERFLOWCLR, F_GT, F_GE, F_LT, F_LE, F_HI, F_LS, F_PNZ, F_NULL } },
2662 { "ld", { F_SIZEB17, F_SIZEW17, F_H17, F_NULL } },
2663 { "st", { F_SIZEB1, F_SIZEW1, F_H1, F_NULL } }
2664};
252b5132 2665
886a2506 2666const unsigned arc_num_flag_special = ARRAY_SIZE (arc_flag_special_cases);
252b5132 2667
886a2506 2668/* Relocations. */
886a2506
NC		 2669const struct arc_reloc_equiv_tab arc_reloc_equiv[] =
2670{
24b368f8
CZ		 2671 { "sda", "ld", { F_ASFAKE, F_H1, F_NULL },
2672 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2673 { "sda", "st", { F_ASFAKE, F_H1, F_NULL },
2674 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2675 { "sda", "ld", { F_ASFAKE, F_SIZEW7, F_NULL },
2676 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2677 { "sda", "st", { F_ASFAKE, F_SIZEW7, F_NULL },
2678 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST1 },
2679
2680 /* Next two entries will cover the undefined behavior ldb/stb with
2681 address scaling. */
2682 { "sda", "ld", { F_ASFAKE, F_SIZEB7, F_NULL },
2683 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2684 { "sda", "st", { F_ASFAKE, F_SIZEB7, F_NULL },
2685 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST},
2686
2687 { "sda", "ld", { F_ASFAKE, F_NULL },
2688 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2689 { "sda", "st", { F_ASFAKE, F_NULL },
2690 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
2691 { "sda", "ldd", { F_ASFAKE, F_NULL },
2692 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2 },
2693 { "sda", "std", { F_ASFAKE, F_NULL },
2694 BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST2},
886a2506
NC		 2695
2696 /* Short instructions. */
24b368f8
CZ		 2697 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD, BFD_RELOC_ARC_SDA16_LD },
2698 { "sda", 0, { F_NULL }, -SIMM10_A16_7_Sbis, BFD_RELOC_ARC_SDA16_LD1 },
2699 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_LD2, BFD_RELOC_ARC_SDA16_LD2 },
2700 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA16_ST2, BFD_RELOC_ARC_SDA16_ST2 },
2701
2702 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_SDA32_ME },
2703 { "sda", 0, { F_NULL }, BFD_RELOC_ARC_SDA_LDST, BFD_RELOC_ARC_SDA_LDST },
2704
2705 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25H_PCREL,
2706 BFD_RELOC_ARC_S25H_PCREL_PLT },
2707 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21H_PCREL,
2708 BFD_RELOC_ARC_S21H_PCREL_PLT },
2709 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S25W_PCREL,
2710 BFD_RELOC_ARC_S25W_PCREL_PLT },
2711 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_S21W_PCREL,
2712 BFD_RELOC_ARC_S21W_PCREL_PLT },
2713
2714 { "plt", 0, { F_NULL }, BFD_RELOC_ARC_32_ME, BFD_RELOC_ARC_PLT32 }
886a2506 2715};
252b5132 2716
886a2506 2717const unsigned arc_num_equiv_tab = ARRAY_SIZE (arc_reloc_equiv);
252b5132 2718
886a2506 2719const struct arc_pseudo_insn arc_pseudo_insns[] =
0d2bcfaf 2720{
886a2506
NC		 2721 { "push", "st", ".aw", 5, { { RC, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2722 { RB, 1, 28, 2 }, { SIMM9_8, 1, -4, 3 },
2723 { BRAKETdup, 1, 0, 4} } },
2724 { "pop", "ld", ".ab", 5, { { RA, 0, 0, 0 }, { BRAKET, 1, 0, 1 },
2725 { RB, 1, 28, 2 }, { SIMM9_8, 1, 4, 3 },
2726 { BRAKETdup, 1, 0, 4} } },
2727
2728 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2729 { SIMM9_A16_8, 0, 0, 2 } } },
2730 { "brgt", "brge", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2731 { SIMM9_A16_8, 0, 0, 2 } } },
2732 { "brgt", "brlt", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2733 { SIMM9_A16_8, 0, 0, 2 } } },
2734 { "brgt", "brlt", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2735 { SIMM9_A16_8, 0, 0, 2 } } },
2736 { "brgt", "brge", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2737 { SIMM9_A16_8, 0, 0, 2 } } },
2738
2739 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2740 { SIMM9_A16_8, 0, 0, 2 } } },
2741 { "brhi", "brhs", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2742 { SIMM9_A16_8, 0, 0, 2 } } },
2743 { "brhi", "brlo", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2744 { SIMM9_A16_8, 0, 0, 2 } } },
2745 { "brhi", "brlo", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2746 { SIMM9_A16_8, 0, 0, 2 } } },
2747 { "brhi", "brhs", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2748 { SIMM9_A16_8, 0, 0, 2 } } },
2749
2750 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2751 { SIMM9_A16_8, 0, 0, 2 } } },
2752 { "brle", "brlt", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2753 { SIMM9_A16_8, 0, 0, 2 } } },
2754 { "brle", "brge", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2755 { SIMM9_A16_8, 0, 0, 2 } } },
2756 { "brle", "brge", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2757 { SIMM9_A16_8, 0, 0, 2 } } },
2758 { "brle", "brlt", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2759 { SIMM9_A16_8, 0, 0, 2 } } },
2760
2761 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { RC, 0, 0, 0 },
2762 { SIMM9_A16_8, 0, 0, 2 } } },
2763 { "brls", "brlo", NULL, 3, { { RB, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2764 { SIMM9_A16_8, 0, 0, 2 } } },
2765 { "brls", "brhs", NULL, 3, { { RB, 0, 0, 1 }, { LIMM, 0, 0, 0 },
2766 { SIMM9_A16_8, 0, 0, 2 } } },
2767 { "brls", "brhs", NULL, 3, { { LIMM, 0, 0, 1 }, { RC, 0, 0, 0 },
2768 { SIMM9_A16_8, 0, 0, 2 } } },
2769 { "brls", "brlo", NULL, 3, { { LIMM, 0, 0, 0 }, { UIMM6_8, 0, 1, 1 },
2770 { SIMM9_A16_8, 0, 0, 2 } } },
2771};
0d2bcfaf 2772
886a2506
NC		 2773const unsigned arc_num_pseudo_insn =
2774 sizeof (arc_pseudo_insns) / sizeof (*arc_pseudo_insns);
0d2bcfaf 2775
886a2506 2776const struct arc_aux_reg arc_aux_regs[] =
0d2bcfaf 2777{
886a2506 2778#undef DEF
f36e33da
CZ		 2779#define DEF(ADDR, CPU, SUBCLASS, NAME) \
2780 { ADDR, CPU, SUBCLASS, #NAME, sizeof (#NAME)-1 },
0d2bcfaf 2781
886a2506 2782#include "arc-regs.h"
0d2bcfaf 2783
886a2506
NC		 2784#undef DEF
2785};
0d2bcfaf 2786
886a2506 2787const unsigned arc_num_aux_regs = ARRAY_SIZE (arc_aux_regs);
4670103e
CZ		 2788
2789/* NOTE: The order of this array MUST be consistent with 'enum
2790 arc_rlx_types' located in tc-arc.h! */
2791const struct arc_opcode arc_relax_opcodes[] =
2792{
2793 { NULL, 0x0, 0x0, 0x0, ARITH, NONE, { UNUSED }, { 0 } },
2794
2795 /* bl_s s13 11111sssssssssss. */
2796 { "bl_s", 0x0000F800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2797 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2798 { SIMM13_A32_5_S }, { 0 }},
2799
2800 /* bl<.d> s25 00001sssssssss10SSSSSSSSSSNRtttt. */
2801 { "bl", 0x08020000, 0xF8030000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2802 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2803 { SIMM25_A32_5 }, { C_D }},
2804
2805 /* b_s s10 1111000sssssssss. */
2806 { "b_s", 0x0000F000, 0x0000FE00, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2807 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2808 { SIMM10_A16_7_S }, { 0 }},
2809
2810 /* b<.d> s25 00000ssssssssss1SSSSSSSSSSNRtttt. */
2811 { "b", 0x00010000, 0xF8010000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2812 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, BRANCH, NONE,
2813 { SIMM25_A16_5 }, { C_D }},
2814
cc07cda6 2815 /* add_s c,b,u3 01101bbbccc00uuu. */
4670103e
CZ		 2816 { "add_s", 0x00006800, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2817 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
cc07cda6 2818 { RC_S, RB_S, UIMM3_13R_S }, { 0 }},
4670103e 2819
cc07cda6 2820 /* add<.f> a,b,u6 00100bbb01000000FBBBuuuuuuAAAAAA. */
4670103e
CZ		 2821 { "add", 0x20400000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2822 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
cc07cda6 2823 { RA, RB, UIMM6_20R }, { C_F }},
4670103e
CZ		 2824
2825 /* add<.f> a,b,limm 00100bbb00000000FBBB111110AAAAAA. */
2826 { "add", 0x20000F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2827 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2828 { RA, RB, LIMM }, { C_F }},
2829
cc07cda6 2830 /* ld_s c,b,u7 10000bbbcccuuuuu. */
4670103e
CZ		 2831 { "ld_s", 0x00008000, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2832 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
cc07cda6 2833 { RC_S, BRAKET, RB_S, UIMM7_A32_11R_S, BRAKETdup }, { 0 }},
4670103e
CZ		 2834
2835 /* ld<.di><.aa><.x><zz> a,b,s9
cc07cda6 2836 00010bbbssssssssSBBBDaaZZXAAAAAA. */
4670103e
CZ		 2837 { "ld", 0x10000000, 0xF8000000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2838 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
cc07cda6 2839 { RA, BRAKET, RB, SIMM9_8R, BRAKETdup },
4670103e
CZ		 2840 { C_ZZ23, C_DI20, C_AA21, C_X25 }},
2841
2842 /* ld<.di><.aa><.x><zz> a,b,limm 00100bbbaa110ZZXDBBB111110AAAAAA. */
2843 { "ld", 0x20300F80, 0xF8380FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2844 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2845 { RA, BRAKET, RB, LIMM, BRAKETdup },
2846 { C_ZZ13, C_DI16, C_AA8, C_X15 }},
2847
cc07cda6 2848 /* mov_s b,u8 11011bbbuuuuuuuu. */
4670103e
CZ		 2849 { "mov_s", 0x0000D800, 0x0000F800, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2850 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
cc07cda6 2851 { RB_S, UIMM8_8R_S }, { 0 }},
4670103e 2852
cc07cda6 2853 /* mov<.f> b,s12 00100bbb10001010FBBBssssssSSSSSS. */
4670103e
CZ		 2854 { "mov", 0x208A0000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2855 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
cc07cda6 2856 { RB, SIMM12_20R }, { C_F }},
4670103e
CZ		 2857
2858 /* mov<.f> b,limm 00100bbb00001010FBBB111110RRRRRR. */
2859 { "mov", 0x200A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2860 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2861 { RB, LIMM }, { C_F }},
2862
cc07cda6 2863 /* sub_s c,b,u3 01101bbbccc01uuu. */
4670103e
CZ		 2864 { "sub_s", 0x00006808, 0x0000F818, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2865 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
cc07cda6 2866 { RC_S, RB_S, UIMM3_13R_S }, { 0 }},
4670103e 2867
cc07cda6 2868 /* sub<.f> a,b,u6 00100bbb01000010FBBBuuuuuuAAAAAA. */
4670103e
CZ		 2869 { "sub", 0x20420000, 0xF8FF0000, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2870 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
cc07cda6 2871 { RA, RB, UIMM6_20R }, { C_F }},
4670103e
CZ		 2872
2873 /* sub<.f> a,b,limm 00100bbb00000010FBBB111110AAAAAA. */
2874 { "sub", 0x20020F80, 0xF8FF0FC0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2875 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2876 { RA, RB, LIMM }, { C_F }},
2877
cc07cda6 2878 /* mpy<.f> a,b,u6 00100bbb01011010FBBBuuuuuuAAAAAA. */
4670103e 2879 { "mpy", 0x205A0000, 0xF8FF0000, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
cc07cda6 2880 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, UIMM6_20R }, { C_F }},
4670103e
CZ		 2881
2882 /* mpy<.f> a,b,limm 00100bbb00011010FBBB111110AAAAAA. */
2883 { "mpy", 0x201A0F80, 0xF8FF0FC0, ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM
2884 | ARC_OPCODE_ARCv2HS, ARITH, MPY6E, { RA, RB, LIMM }, { C_F }},
2885
cc07cda6 2886 /* mov<.f><.cc> b,u6 00100bbb11001010FBBBuuuuuu1QQQQQ. */
4670103e
CZ		 2887 { "mov", 0x20CA0020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2888 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
cc07cda6 2889 { RB, UIMM6_20R }, { C_F, C_CC }},
4670103e
CZ		 2890
2891 /* mov<.f><.cc> b,limm 00100bbb11001010FBBB1111100QQQQQ. */
2892 { "mov", 0x20CA0F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2893 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, MEMORY, NONE,
2894 { RB, LIMM }, { C_F, C_CC }},
2895
cc07cda6 2896 /* add<.f><.cc> b,b,u6 00100bbb11000000FBBBuuuuuu1QQQQQ. */
4670103e
CZ		 2897 { "add", 0x20C00020, 0xF8FF0020, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2898 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
cc07cda6 2899 { RB, RBdup, UIMM6_20R }, { C_F, C_CC }},
4670103e
CZ		 2900
2901 /* add<.f><.cc> b,b,limm 00100bbb11000000FBBB1111100QQQQQ. */
2902 { "add", 0x20C00F80, 0xF8FF0FE0, ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700
2903 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS, ARITH, NONE,
2904 { RB, RBdup, LIMM }, { C_F, C_CC }}
2905};
2906
2907const unsigned arc_num_relax_opcodes = ARRAY_SIZE (arc_relax_opcodes);
4eb6f892 2908
bdfe53e3 2909/* Return length of an opcode in bytes. */
06fe285f
GM		 2910
2911int
2912arc_opcode_len (const struct arc_opcode *opcode)
2913{
2914 if (opcode->mask < 0x10000ull)
2915 return 2;
bdfe53e3
AB		 2916
2917 if (opcode->mask < 0x100000000ull)
2918 return 4;
2919
2920 if (opcode->mask < 0x1000000000000ull)
2921 return 6;
2922
2923 return 8;
06fe285f 2924}
GDB Binutils - Deliverables
This page took 0.953531 seconds and 4 git commands to generate.