*** empty log message ***
[deliverable/binutils-gdb.git] / opcodes / disassemble.c
CommitLineData
252b5132 1/* Select disassembly routine for specified architecture.
3b16e843 2 Copyright 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002
5b93d8bb 3 Free Software Foundation, Inc.
252b5132
RH
4
5This program is free software; you can redistribute it and/or modify
6it under the terms of the GNU General Public License as published by
7the Free Software Foundation; either version 2 of the License, or
8(at your option) any later version.
9
10This program is distributed in the hope that it will be useful,
11but WITHOUT ANY WARRANTY; without even the implied warranty of
12MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13GNU General Public License for more details.
14
15You should have received a copy of the GNU General Public License
16along with this program; if not, write to the Free Software
17Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
18
0d8dfecf 19#include "sysdep.h"
252b5132
RH
20#include "dis-asm.h"
21
22#ifdef ARCH_all
23#define ARCH_a29k
24#define ARCH_alpha
25#define ARCH_arc
26#define ARCH_arm
adde6300 27#define ARCH_avr
6c95a37f 28#define ARCH_cris
252b5132
RH
29#define ARCH_d10v
30#define ARCH_d30v
d172d4ba 31#define ARCH_dlx
252b5132
RH
32#define ARCH_h8300
33#define ARCH_h8500
34#define ARCH_hppa
5b93d8bb 35#define ARCH_i370
252b5132 36#define ARCH_i386
9d751335 37#define ARCH_i860
252b5132 38#define ARCH_i960
a40cbfa3 39#define ARCH_ip2k
800eeca4 40#define ARCH_ia64
252b5132
RH
41#define ARCH_fr30
42#define ARCH_m32r
43#define ARCH_m68k
60bcf0fa
NC
44#define ARCH_m68hc11
45#define ARCH_m68hc12
252b5132
RH
46#define ARCH_m88k
47#define ARCH_mcore
48#define ARCH_mips
3c3bdf30 49#define ARCH_mmix
252b5132
RH
50#define ARCH_mn10200
51#define ARCH_mn10300
2469cfa2 52#define ARCH_msp430
252b5132 53#define ARCH_ns32k
87e6d782 54#define ARCH_openrisc
3b16e843 55#define ARCH_or32
e135f41b 56#define ARCH_pdp11
1e608f98 57#define ARCH_pj
252b5132
RH
58#define ARCH_powerpc
59#define ARCH_rs6000
a85d7ed0 60#define ARCH_s390
252b5132
RH
61#define ARCH_sh
62#define ARCH_sparc
63#define ARCH_tic30
026df7c5 64#define ARCH_tic4x
5c84d377 65#define ARCH_tic54x
252b5132
RH
66#define ARCH_tic80
67#define ARCH_v850
68#define ARCH_vax
69#define ARCH_w65
93fbbb04 70#define ARCH_xstormy16
e0001a05 71#define ARCH_xtensa
252b5132 72#define ARCH_z8k
fd3c93d5 73#define ARCH_frv
47b1a55a 74#define ARCH_iq2000
d28847ce 75#define INCLUDE_SHMEDIA
252b5132
RH
76#endif
77
78
79disassembler_ftype
80disassembler (abfd)
81 bfd *abfd;
82{
83 enum bfd_architecture a = bfd_get_arch (abfd);
84 disassembler_ftype disassemble;
85
86 switch (a)
87 {
88 /* If you add a case to this table, also add it to the
89 ARCH_all definition right above this function. */
90#ifdef ARCH_a29k
91 case bfd_arch_a29k:
92 /* As far as I know we only handle big-endian 29k objects. */
93 disassemble = print_insn_big_a29k;
94 break;
95#endif
96#ifdef ARCH_alpha
97 case bfd_arch_alpha:
98 disassemble = print_insn_alpha;
99 break;
100#endif
101#ifdef ARCH_arc
102 case bfd_arch_arc:
103 {
0d2bcfaf 104 disassemble = arc_get_disassembler (abfd);
252b5132
RH
105 break;
106 }
107#endif
108#ifdef ARCH_arm
109 case bfd_arch_arm:
110 if (bfd_big_endian (abfd))
111 disassemble = print_insn_big_arm;
112 else
113 disassemble = print_insn_little_arm;
114 break;
115#endif
adde6300
AM
116#ifdef ARCH_avr
117 case bfd_arch_avr:
118 disassemble = print_insn_avr;
119 break;
120#endif
6c95a37f
HPN
121#ifdef ARCH_cris
122 case bfd_arch_cris:
78966507 123 disassemble = cris_get_disassembler (abfd);
6c95a37f
HPN
124 break;
125#endif
252b5132
RH
126#ifdef ARCH_d10v
127 case bfd_arch_d10v:
128 disassemble = print_insn_d10v;
129 break;
130#endif
131#ifdef ARCH_d30v
132 case bfd_arch_d30v:
133 disassemble = print_insn_d30v;
134 break;
135#endif
d172d4ba
NC
136#ifdef ARCH_dlx
137 case bfd_arch_dlx:
138 /* As far as I know we only handle big-endian DLX objects. */
139 disassemble = print_insn_dlx;
140 break;
141#endif
252b5132
RH
142#ifdef ARCH_h8300
143 case bfd_arch_h8300:
049f8936
NC
144 if (bfd_get_mach (abfd) == bfd_mach_h8300h
145 || bfd_get_mach (abfd) == bfd_mach_h8300hn)
252b5132 146 disassemble = print_insn_h8300h;
049f8936 147 else if (bfd_get_mach (abfd) == bfd_mach_h8300s
d43ff6d2 148 || bfd_get_mach (abfd) == bfd_mach_h8300sn
a53b85e2
AO
149 || bfd_get_mach (abfd) == bfd_mach_h8300sx
150 || bfd_get_mach (abfd) == bfd_mach_h8300sxn)
252b5132 151 disassemble = print_insn_h8300s;
b7ed8fad 152 else
252b5132
RH
153 disassemble = print_insn_h8300;
154 break;
155#endif
156#ifdef ARCH_h8500
157 case bfd_arch_h8500:
158 disassemble = print_insn_h8500;
159 break;
160#endif
161#ifdef ARCH_hppa
162 case bfd_arch_hppa:
163 disassemble = print_insn_hppa;
164 break;
165#endif
5b93d8bb
AM
166#ifdef ARCH_i370
167 case bfd_arch_i370:
168 disassemble = print_insn_i370;
169 break;
170#endif
252b5132
RH
171#ifdef ARCH_i386
172 case bfd_arch_i386:
e396998b 173 disassemble = print_insn_i386;
252b5132
RH
174 break;
175#endif
9d751335
JE
176#ifdef ARCH_i860
177 case bfd_arch_i860:
178 disassemble = print_insn_i860;
179 break;
180#endif
252b5132
RH
181#ifdef ARCH_i960
182 case bfd_arch_i960:
183 disassemble = print_insn_i960;
184 break;
185#endif
800eeca4
JW
186#ifdef ARCH_ia64
187 case bfd_arch_ia64:
188 disassemble = print_insn_ia64;
189 break;
190#endif
a40cbfa3
NC
191#ifdef ARCH_ip2k
192 case bfd_arch_ip2k:
193 disassemble = print_insn_ip2k;
194 break;
195#endif
252b5132
RH
196#ifdef ARCH_fr30
197 case bfd_arch_fr30:
198 disassemble = print_insn_fr30;
199 break;
200#endif
201#ifdef ARCH_m32r
202 case bfd_arch_m32r:
203 disassemble = print_insn_m32r;
204 break;
205#endif
60bcf0fa
NC
206#if defined(ARCH_m68hc11) || defined(ARCH_m68hc12)
207 case bfd_arch_m68hc11:
208 disassemble = print_insn_m68hc11;
209 break;
210 case bfd_arch_m68hc12:
211 disassemble = print_insn_m68hc12;
212 break;
213#endif
252b5132
RH
214#ifdef ARCH_m68k
215 case bfd_arch_m68k:
216 disassemble = print_insn_m68k;
217 break;
218#endif
219#ifdef ARCH_m88k
220 case bfd_arch_m88k:
221 disassemble = print_insn_m88k;
222 break;
223#endif
2469cfa2
NC
224#ifdef ARCH_msp430
225 case bfd_arch_msp430:
226 disassemble = print_insn_msp430;
227 break;
228#endif
252b5132
RH
229#ifdef ARCH_ns32k
230 case bfd_arch_ns32k:
231 disassemble = print_insn_ns32k;
232 break;
233#endif
234#ifdef ARCH_mcore
235 case bfd_arch_mcore:
236 disassemble = print_insn_mcore;
237 break;
238#endif
239#ifdef ARCH_mips
240 case bfd_arch_mips:
241 if (bfd_big_endian (abfd))
242 disassemble = print_insn_big_mips;
243 else
244 disassemble = print_insn_little_mips;
245 break;
246#endif
3c3bdf30
NC
247#ifdef ARCH_mmix
248 case bfd_arch_mmix:
249 disassemble = print_insn_mmix;
250 break;
251#endif
252b5132
RH
252#ifdef ARCH_mn10200
253 case bfd_arch_mn10200:
254 disassemble = print_insn_mn10200;
255 break;
256#endif
257#ifdef ARCH_mn10300
258 case bfd_arch_mn10300:
259 disassemble = print_insn_mn10300;
260 break;
261#endif
87e6d782
NC
262#ifdef ARCH_openrisc
263 case bfd_arch_openrisc:
264 disassemble = print_insn_openrisc;
265 break;
266#endif
3b16e843
NC
267#ifdef ARCH_or32
268 case bfd_arch_or32:
269 if (bfd_big_endian (abfd))
270 disassemble = print_insn_big_or32;
271 else
272 disassemble = print_insn_little_or32;
273 break;
274#endif
e135f41b
NC
275#ifdef ARCH_pdp11
276 case bfd_arch_pdp11:
277 disassemble = print_insn_pdp11;
278 break;
279#endif
1e608f98
ILT
280#ifdef ARCH_pj
281 case bfd_arch_pj:
282 disassemble = print_insn_pj;
283 break;
284#endif
252b5132
RH
285#ifdef ARCH_powerpc
286 case bfd_arch_powerpc:
287 if (bfd_big_endian (abfd))
288 disassemble = print_insn_big_powerpc;
289 else
290 disassemble = print_insn_little_powerpc;
291 break;
292#endif
293#ifdef ARCH_rs6000
294 case bfd_arch_rs6000:
39c20e8f 295 if (bfd_get_mach (abfd) == bfd_mach_ppc_620)
7f6d05e8
CP
296 disassemble = print_insn_big_powerpc;
297 else
298 disassemble = print_insn_rs6000;
252b5132
RH
299 break;
300#endif
a85d7ed0
NC
301#ifdef ARCH_s390
302 case bfd_arch_s390:
303 disassemble = print_insn_s390;
304 break;
305#endif
252b5132
RH
306#ifdef ARCH_sh
307 case bfd_arch_sh:
1c509ca8 308 disassemble = print_insn_sh;
252b5132
RH
309 break;
310#endif
311#ifdef ARCH_sparc
312 case bfd_arch_sparc:
313 disassemble = print_insn_sparc;
314 break;
315#endif
316#ifdef ARCH_tic30
317 case bfd_arch_tic30:
318 disassemble = print_insn_tic30;
319 break;
320#endif
026df7c5
NC
321#ifdef ARCH_tic4x
322 case bfd_arch_tic4x:
323 disassemble = print_insn_tic4x;
324 break;
325#endif
5c84d377
TW
326#ifdef ARCH_tic54x
327 case bfd_arch_tic54x:
328 disassemble = print_insn_tic54x;
329 break;
330#endif
252b5132
RH
331#ifdef ARCH_tic80
332 case bfd_arch_tic80:
333 disassemble = print_insn_tic80;
334 break;
335#endif
336#ifdef ARCH_v850
337 case bfd_arch_v850:
338 disassemble = print_insn_v850;
339 break;
340#endif
341#ifdef ARCH_w65
342 case bfd_arch_w65:
343 disassemble = print_insn_w65;
344 break;
345#endif
93fbbb04
GK
346#ifdef ARCH_xstormy16
347 case bfd_arch_xstormy16:
348 disassemble = print_insn_xstormy16;
349 break;
350#endif
e0001a05
NC
351#ifdef ARCH_xtensa
352 case bfd_arch_xtensa:
353 disassemble = print_insn_xtensa;
354 break;
355#endif
252b5132
RH
356#ifdef ARCH_z8k
357 case bfd_arch_z8k:
358 if (bfd_get_mach(abfd) == bfd_mach_z8001)
359 disassemble = print_insn_z8001;
b7ed8fad 360 else
252b5132
RH
361 disassemble = print_insn_z8002;
362 break;
363#endif
364#ifdef ARCH_vax
365 case bfd_arch_vax:
366 disassemble = print_insn_vax;
367 break;
fd3c93d5
DB
368#endif
369#ifdef ARCH_frv
370 case bfd_arch_frv:
371 disassemble = print_insn_frv;
372 break;
47b1a55a
SC
373#endif
374#ifdef ARCH_iq2000
375 case bfd_arch_iq2000:
376 disassemble = print_insn_iq2000;
377 break;
252b5132
RH
378#endif
379 default:
380 return 0;
381 }
382 return disassemble;
383}
94470b23
NC
384
385void
9aaaa291 386disassembler_usage (stream)
7f32bebc 387 FILE * stream ATTRIBUTE_UNUSED;
94470b23 388{
58efb6c0
NC
389#ifdef ARCH_arm
390 print_arm_disassembler_options (stream);
391#endif
640c0ccd
CD
392#ifdef ARCH_mips
393 print_mips_disassembler_options (stream);
394#endif
07dd56a9
NC
395#ifdef ARCH_powerpc
396 print_ppc_disassembler_options (stream);
397#endif
b7ed8fad 398
94470b23
NC
399 return;
400}
22a398e1
NC
401
402void
403disassemble_init_for_target (struct disassemble_info * info)
404{
405 if (info == NULL)
406 return;
407
408 switch (info->arch)
409 {
410#ifdef ARCH_arm
411 case bfd_arch_arm:
412 info->symbol_is_valid = arm_symbol_is_valid;
413 break;
414#endif
415 default:
416 break;
417 }
418}
This page took 0.257036 seconds and 4 git commands to generate.