projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
* cgen-asm.c (cgen_asm_parse_operand_fn): New global.
[deliverable/binutils-gdb.git] / opcodes / mips-opc.c
CommitLineData
45b14705 1/* mips.h. Mips opcode list for GDB, the GNU debugger.
a21e1e96 2 Copyright 1993, 1994, 1995, 1996, 1997 Free Software Foundation, Inc.
45b14705
ILT		 3 Contributed by Ralph Campbell and OSF
4 Commented and modified by Ian Lance Taylor, Cygnus Support
5
6This file is part of GDB, GAS, and the GNU binutils.
7
8GDB, GAS, and the GNU binutils are free software; you can redistribute
9them and/or modify them under the terms of the GNU General Public
10License as published by the Free Software Foundation; either version
111, or (at your option) any later version.
12
13GDB, GAS, and the GNU binutils are distributed in the hope that they
14will be useful, but WITHOUT ANY WARRANTY; without even the implied
15warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
16the GNU General Public License for more details.
17
18You should have received a copy of the GNU General Public License
19along with this file; see the file COPYING. If not, write to the Free
8d67dc30 20Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
45b14705
ILT		 21
22#include <stdio.h>
23#include "ansidecl.h"
24#include "opcode/mips.h"
25
26/* Short hand so the lines aren't too long. */
27
2bef2d3e
ILT		 28#define LDD INSN_LOAD_MEMORY_DELAY
29#define LCD INSN_LOAD_COPROC_DELAY
45b14705
ILT		 30#define UBD INSN_UNCOND_BRANCH_DELAY
31#define CBD INSN_COND_BRANCH_DELAY
2bef2d3e
ILT		 32#define COD INSN_COPROC_MOVE_DELAY
33#define CLD INSN_COPROC_MEMORY_DELAY
34#define CBL INSN_COND_BRANCH_LIKELY
9978cd4d 35#define TRAP INSN_TRAP
942a4965 36#define SM INSN_STORE_MEMORY
45b14705
ILT		 37
38#define WR_d INSN_WRITE_GPR_D
39#define WR_t INSN_WRITE_GPR_T
40#define WR_31 INSN_WRITE_GPR_31
41#define WR_D INSN_WRITE_FPR_D
42#define WR_T INSN_WRITE_FPR_T
2bef2d3e 43#define WR_S INSN_WRITE_FPR_S
45b14705
ILT		 44#define RD_s INSN_READ_GPR_S
45#define RD_b INSN_READ_GPR_S
46#define RD_t INSN_READ_GPR_T
47#define RD_S INSN_READ_FPR_S
48#define RD_T INSN_READ_FPR_T
8d67dc30 49#define RD_R INSN_READ_FPR_R
45b14705
ILT		 50#define WR_CC INSN_WRITE_COND_CODE
51#define RD_CC INSN_READ_COND_CODE
52#define RD_C0 INSN_COP
53#define RD_C1 INSN_COP
54#define RD_C2 INSN_COP
55#define RD_C3 INSN_COP
56#define WR_C0 INSN_COP
57#define WR_C1 INSN_COP
58#define WR_C2 INSN_COP
59#define WR_C3 INSN_COP
60#define WR_HI INSN_WRITE_HI
61#define WR_LO INSN_WRITE_LO
62#define RD_HI INSN_READ_HI
63#define RD_LO INSN_READ_LO
64
2bef2d3e
ILT		 65#define I2 INSN_ISA2
66#define I3 INSN_ISA3
470feacf 67#define P3 INSN_4650
8d67dc30
ILT		 68#define I4 INSN_ISA4
69#define L1 INSN_4010
70#define V1 INSN_4100
2bef2d3e 71
a2768484
DP		 72/* start-sanitize-r5900 */
73/*
74 A5,X5 - the 5900 is mostly a mips3 machine with a few mips4
75 instructions. I've kluged this by duplicating the particular
76 mips4 instructions and marking them INSN_5900. This solution
77 to the mostly mipsX but some mipsX+1 problem does not scale
78 well, and has the drawback of duplicating some of the data
79 in this table. Also, this solution will loose if you specify
80 a mips4 + 5900 machine, because it will include the same
81 insn twice. But it works for now.
82
83 T5 - r5900 extension instructions (not mips anything)
84 A5 is used to mark mips4 insns that are on the 5900.
85 X5 is used to mark mips4 insns (mostly double math insns)
86 that are NOT on the 5900, but are needed until I can
87 fix the compiler and librarys not to use or generate them.
88 */
89
90#define T5 INSN_5900
91#define A5 INSN_5900
92#define X5 INSN_5900
93/* end-sanitize-r5900 */
276c2d7d
GRK		 94
95
96
45b14705
ILT		 97/* The order of overloaded instructions matters. Label arguments and
98 register arguments look the same. Instructions that can have either
99 for arguments must apear in the correct order in this table for the
100 assembler to pick the right one. In other words, entries with
101 immediate operands must apear after the same instruction with
102 registers.
103
104 Many instructions are short hand for other instructions (i.e., The
105 jal <register> instruction is short for jalr <register>). */
106
a2768484 107const struct mips_opcode mips_builtin_opcodes[] = {
45b14705
ILT		 108/* These instructions appear first so that the disassembler will find
109 them first. The assemblers uses a hash table based on the
110 instruction name anyhow. */
a2768484 111/* name, args, mask, match, pinfo */
45b14705
ILT		 112{"nop", "", 0x00000000, 0xffffffff, 0 },
113{"li", "t,j", 0x24000000, 0xffe00000, WR_t }, /* addiu */
114{"li", "t,i", 0x34000000, 0xffe00000, WR_t }, /* ori */
115{"li", "t,I", 0, (int) M_LI, INSN_MACRO },
8d67dc30
ILT		 116{"move", "d,s", 0x0000002d, 0xfc1f07ff, WR_d|RD_s|I3 },/* daddu */
117{"move", "d,s", 0x00000021, 0xfc1f07ff, WR_d|RD_s },/* addu */
27faaa41
ILT		 118{"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s },/* or */
119{"b", "p", 0x10000000, 0xffff0000, UBD },/* beq 0,0 */
120{"b", "p", 0x04010000, 0xffff0000, UBD },/* bgez 0 */
121{"bal", "p", 0x04110000, 0xffff0000, UBD|WR_31 },/* bgezal 0*/
45b14705
ILT		 122
123{"abs", "d,v", 0, (int) M_ABS, INSN_MACRO },
124{"abs.s", "D,V", 0x46000005, 0xffff003f, WR_D|RD_S },
125{"abs.d", "D,V", 0x46200005, 0xffff003f, WR_D|RD_S },
45b14705
ILT		 126{"add", "d,v,t", 0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t },
127{"add", "t,r,I", 0, (int) M_ADD_I, INSN_MACRO },
128{"add.s", "D,V,T", 0x46000000, 0xffe0003f, WR_D|RD_S|RD_T },
129{"add.d", "D,V,T", 0x46200000, 0xffe0003f, WR_D|RD_S|RD_T },
130{"addi", "t,r,j", 0x20000000, 0xfc000000, WR_t|RD_s },
131{"addiu", "t,r,j", 0x24000000, 0xfc000000, WR_t|RD_s },
132{"addu", "d,v,t", 0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t },
133{"addu", "t,r,I", 0, (int) M_ADDU_I, INSN_MACRO },
134{"and", "d,v,t", 0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t },
135{"and", "t,r,I", 0, (int) M_AND_I, INSN_MACRO },
136{"andi", "t,r,i", 0x30000000, 0xfc000000, WR_t|RD_s },
137/* b is at the top of the table. */
138/* bal is at the top of the table. */
139{"bc0f", "p", 0x41000000, 0xffff0000, CBD|RD_CC },
2bef2d3e 140{"bc0fl", "p", 0x41020000, 0xffff0000, CBL|RD_CC|I2 },
45b14705 141{"bc1f", "p", 0x45000000, 0xffff0000, CBD|RD_CC },
8d67dc30 142{"bc1f", "N,p", 0x45000000, 0xffe30000, CBD|RD_CC|I4 },
2bef2d3e 143{"bc1fl", "p", 0x45020000, 0xffff0000, CBL|RD_CC|I2 },
8d67dc30 144{"bc1fl", "N,p", 0x45020000, 0xffe30000, CBL|RD_CC|I4 },
45b14705 145{"bc2f", "p", 0x49000000, 0xffff0000, CBD|RD_CC },
2bef2d3e 146{"bc2fl", "p", 0x49020000, 0xffff0000, CBL|RD_CC|I2 },
45b14705 147{"bc3f", "p", 0x4d000000, 0xffff0000, CBD|RD_CC },
2bef2d3e 148{"bc3fl", "p", 0x4d020000, 0xffff0000, CBL|RD_CC|I2 },
45b14705 149{"bc0t", "p", 0x41010000, 0xffff0000, CBD|RD_CC },
2bef2d3e 150{"bc0tl", "p", 0x41030000, 0xffff0000, CBL|RD_CC|I2 },
45b14705 151{"bc1t", "p", 0x45010000, 0xffff0000, CBD|RD_CC },
8d67dc30 152{"bc1t", "N,p", 0x45010000, 0xffe30000, CBD|RD_CC|I4 },
2bef2d3e 153{"bc1tl", "p", 0x45030000, 0xffff0000, CBL|RD_CC|I2 },
8d67dc30 154{"bc1tl", "N,p", 0x45030000, 0xffe30000, CBL|RD_CC|I4 },
45b14705 155{"bc2t", "p", 0x49010000, 0xffff0000, CBD|RD_CC },
2bef2d3e 156{"bc2tl", "p", 0x49030000, 0xffff0000, CBL|RD_CC|I2 },
45b14705 157{"bc3t", "p", 0x4d010000, 0xffff0000, CBD|RD_CC },
2bef2d3e
ILT		 158{"bc3tl", "p", 0x4d030000, 0xffff0000, CBL|RD_CC|I2 },
159{"beqz", "s,p", 0x10000000, 0xfc1f0000, CBD|RD_s },
9978cd4d 160{"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL|RD_s|I2 },
45b14705
ILT		 161{"beq", "s,t,p", 0x10000000, 0xfc000000, CBD|RD_s|RD_t },
162{"beq", "s,I,p", 0, (int) M_BEQ_I, INSN_MACRO },
2bef2d3e
ILT		 163{"beql", "s,t,p", 0x50000000, 0xfc000000, CBL|RD_s|RD_t|I2},
164{"beql", "s,I,p", 2, (int) M_BEQL_I, INSN_MACRO },
45b14705
ILT		 165{"bge", "s,t,p", 0, (int) M_BGE, INSN_MACRO },
166{"bge", "s,I,p", 0, (int) M_BGE_I, INSN_MACRO },
2bef2d3e
ILT		 167{"bgel", "s,t,p", 2, (int) M_BGEL, INSN_MACRO },
168{"bgel", "s,I,p", 2, (int) M_BGEL_I, INSN_MACRO },
45b14705
ILT		 169{"bgeu", "s,t,p", 0, (int) M_BGEU, INSN_MACRO },
170{"bgeu", "s,I,p", 0, (int) M_BGEU_I, INSN_MACRO },
2bef2d3e
ILT		 171{"bgeul", "s,t,p", 2, (int) M_BGEUL, INSN_MACRO },
172{"bgeul", "s,I,p", 2, (int) M_BGEUL_I, INSN_MACRO },
45b14705 173{"bgez", "s,p", 0x04010000, 0xfc1f0000, CBD|RD_s },
9978cd4d 174{"bgezl", "s,p", 0x04030000, 0xfc1f0000, CBL|RD_s|I2 },
a5ba0d3f 175{"bgezal", "s,p", 0x04110000, 0xfc1f0000, CBD|RD_s|WR_31 },
9978cd4d 176{"bgezall", "s,p", 0x04130000, 0xfc1f0000, CBL|RD_s|I2 },
45b14705
ILT		 177{"bgt", "s,t,p", 0, (int) M_BGT, INSN_MACRO },
178{"bgt", "s,I,p", 0, (int) M_BGT_I, INSN_MACRO },
2bef2d3e
ILT		 179{"bgtl", "s,t,p", 2, (int) M_BGTL, INSN_MACRO },
180{"bgtl", "s,I,p", 2, (int) M_BGTL_I, INSN_MACRO },
45b14705
ILT		 181{"bgtu", "s,t,p", 0, (int) M_BGTU, INSN_MACRO },
182{"bgtu", "s,I,p", 0, (int) M_BGTU_I, INSN_MACRO },
2bef2d3e
ILT		 183{"bgtul", "s,t,p", 2, (int) M_BGTUL, INSN_MACRO },
184{"bgtul", "s,I,p", 2, (int) M_BGTUL_I, INSN_MACRO },
45b14705 185{"bgtz", "s,p", 0x1c000000, 0xfc1f0000, CBD|RD_s },
9978cd4d 186{"bgtzl", "s,p", 0x5c000000, 0xfc1f0000, CBL|RD_s|I2 },
45b14705
ILT		 187{"ble", "s,t,p", 0, (int) M_BLE, INSN_MACRO },
188{"ble", "s,I,p", 0, (int) M_BLE_I, INSN_MACRO },
2bef2d3e
ILT		 189{"blel", "s,t,p", 2, (int) M_BLEL, INSN_MACRO },
190{"blel", "s,I,p", 2, (int) M_BLEL_I, INSN_MACRO },
45b14705
ILT		 191{"bleu", "s,t,p", 0, (int) M_BLEU, INSN_MACRO },
192{"bleu", "s,I,p", 0, (int) M_BLEU_I, INSN_MACRO },
2bef2d3e
ILT		 193{"bleul", "s,t,p", 2, (int) M_BLEUL, INSN_MACRO },
194{"bleul", "s,I,p", 2, (int) M_BLEUL_I, INSN_MACRO },
45b14705 195{"blez", "s,p", 0x18000000, 0xfc1f0000, CBD|RD_s },
9978cd4d 196{"blezl", "s,p", 0x58000000, 0xfc1f0000, CBL|RD_s|I2 },
45b14705
ILT		 197{"blt", "s,t,p", 0, (int) M_BLT, INSN_MACRO },
198{"blt", "s,I,p", 0, (int) M_BLT_I, INSN_MACRO },
2bef2d3e
ILT		 199{"bltl", "s,t,p", 2, (int) M_BLTL, INSN_MACRO },
200{"bltl", "s,I,p", 2, (int) M_BLTL_I, INSN_MACRO },
45b14705
ILT		 201{"bltu", "s,t,p", 0, (int) M_BLTU, INSN_MACRO },
202{"bltu", "s,I,p", 0, (int) M_BLTU_I, INSN_MACRO },
2bef2d3e
ILT		 203{"bltul", "s,t,p", 2, (int) M_BLTUL, INSN_MACRO },
204{"bltul", "s,I,p", 2, (int) M_BLTUL_I, INSN_MACRO },
45b14705 205{"bltz", "s,p", 0x04000000, 0xfc1f0000, CBD|RD_s },
9978cd4d 206{"bltzl", "s,p", 0x04020000, 0xfc1f0000, CBL|RD_s|I2 },
a5ba0d3f 207{"bltzal", "s,p", 0x04100000, 0xfc1f0000, CBD|RD_s|WR_31 },
9978cd4d 208{"bltzall", "s,p", 0x04120000, 0xfc1f0000, CBL|RD_s|I2 },
2bef2d3e 209{"bnez", "s,p", 0x14000000, 0xfc1f0000, CBD|RD_s },
9978cd4d 210{"bnezl", "s,p", 0x54000000, 0xfc1f0000, CBL|RD_s|I2 },
45b14705
ILT		 211{"bne", "s,t,p", 0x14000000, 0xfc000000, CBD|RD_s|RD_t },
212{"bne", "s,I,p", 0, (int) M_BNE_I, INSN_MACRO },
9978cd4d 213{"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL|RD_s|RD_t|I2},
2bef2d3e 214{"bnel", "s,I,p", 2, (int) M_BNEL_I, INSN_MACRO },
9978cd4d
ILT		 215{"break", "", 0x0000000d, 0xffffffff, TRAP },
216{"break", "c", 0x0000000d, 0xfc00003f, TRAP },
45b14705 217{"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 218{"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 219{"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 220{"c.f.s", "M,S,T", 0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 221{"c.un.d", "S,T", 0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 222{"c.un.d", "M,S,T", 0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 223{"c.un.s", "S,T", 0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 224{"c.un.s", "M,S,T", 0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 225{"c.eq.d", "S,T", 0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 226{"c.eq.d", "M,S,T", 0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 227{"c.eq.s", "S,T", 0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 228{"c.eq.s", "M,S,T", 0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 229{"c.ueq.d", "S,T", 0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 230{"c.ueq.d", "M,S,T", 0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 231{"c.ueq.s", "S,T", 0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 232{"c.ueq.s", "M,S,T", 0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 233{"c.olt.d", "S,T", 0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 234{"c.olt.d", "M,S,T", 0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 235{"c.olt.s", "S,T", 0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 236{"c.olt.s", "M,S,T", 0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 237{"c.ult.d", "S,T", 0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 238{"c.ult.d", "M,S,T", 0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 239{"c.ult.s", "S,T", 0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 240{"c.ult.s", "M,S,T", 0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 241{"c.ole.d", "S,T", 0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 242{"c.ole.d", "M,S,T", 0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 243{"c.ole.s", "S,T", 0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 244{"c.ole.s", "M,S,T", 0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 245{"c.ule.d", "S,T", 0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 246{"c.ule.d", "M,S,T", 0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 247{"c.ule.s", "S,T", 0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 248{"c.ule.s", "M,S,T", 0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 249{"c.sf.d", "S,T", 0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 250{"c.sf.d", "M,S,T", 0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 251{"c.sf.s", "S,T", 0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 252{"c.sf.s", "M,S,T", 0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 253{"c.ngle.d","S,T", 0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 254{"c.ngle.d","M,S,T", 0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 255{"c.ngle.s","S,T", 0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 256{"c.ngle.s","M,S,T", 0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 257{"c.seq.d", "S,T", 0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 258{"c.seq.d", "M,S,T", 0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 259{"c.seq.s", "S,T", 0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 260{"c.seq.s", "M,S,T", 0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 261{"c.ngl.d", "S,T", 0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 262{"c.ngl.d", "M,S,T", 0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 263{"c.ngl.s", "S,T", 0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 264{"c.ngl.s", "M,S,T", 0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 265{"c.lt.d", "S,T", 0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 266{"c.lt.d", "M,S,T", 0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 267{"c.lt.s", "S,T", 0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 268{"c.lt.s", "M,S,T", 0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 269{"c.nge.d", "S,T", 0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 270{"c.nge.d", "M,S,T", 0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 271{"c.nge.s", "S,T", 0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 272{"c.nge.s", "M,S,T", 0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 273{"c.le.d", "S,T", 0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 274{"c.le.d", "M,S,T", 0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 275{"c.le.s", "S,T", 0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 276{"c.le.s", "M,S,T", 0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 277{"c.ngt.d", "S,T", 0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 278{"c.ngt.d", "M,S,T", 0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
45b14705 279{"c.ngt.s", "S,T", 0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC },
8d67dc30 280{"c.ngt.s", "M,S,T", 0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|I4 },
942a4965 281{"cache", "k,o(b)", 0xbc000000, 0xfc000000, RD_b|I3 },
2bef2d3e
ILT		 282{"ceil.l.d", "D,S", 0x4620000a, 0xffff003f, WR_D|RD_S|I3 },
283{"ceil.l.s", "D,S", 0x4600000a, 0xffff003f, WR_D|RD_S|I3 },
284{"ceil.w.d", "D,S", 0x4620000e, 0xffff003f, WR_D|RD_S|I2 },
285{"ceil.w.s", "D,S", 0x4600000e, 0xffff003f, WR_D|RD_S|I2 },
286{"cfc0", "t,G", 0x40400000, 0xffe007ff, LCD|WR_t|RD_C0 },
287{"cfc1", "t,G", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1 },
288{"cfc1", "t,S", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1 },
289{"cfc2", "t,G", 0x48400000, 0xffe007ff, LCD|WR_t|RD_C2 },
290{"cfc3", "t,G", 0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3 },
45b14705
ILT		 291{"ctc0", "t,G", 0x40c00000, 0xffe007ff, COD|RD_t|WR_CC },
292{"ctc1", "t,G", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC },
293{"ctc1", "t,S", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC },
294{"ctc2", "t,G", 0x48c00000, 0xffe007ff, COD|RD_t|WR_CC },
295{"ctc3", "t,G", 0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC },
2bef2d3e 296{"cvt.d.l", "D,S", 0x46a00021, 0xffff003f, WR_D|RD_S|I3 },
45b14705
ILT		 297{"cvt.d.s", "D,S", 0x46000021, 0xffff003f, WR_D|RD_S },
298{"cvt.d.w", "D,S", 0x46800021, 0xffff003f, WR_D|RD_S },
2bef2d3e
ILT		 299{"cvt.l.d", "D,S", 0x46200025, 0xffff003f, WR_D|RD_S|I3 },
300{"cvt.l.s", "D,S", 0x46000025, 0xffff003f, WR_D|RD_S|I3 },
301{"cvt.s.l", "D,S", 0x46a00020, 0xffff003f, WR_D|RD_S|I3 },
45b14705
ILT		 302{"cvt.s.d", "D,S", 0x46200020, 0xffff003f, WR_D|RD_S },
303{"cvt.s.w", "D,S", 0x46800020, 0xffff003f, WR_D|RD_S },
304{"cvt.w.d", "D,S", 0x46200024, 0xffff003f, WR_D|RD_S },
305{"cvt.w.s", "D,S", 0x46000024, 0xffff003f, WR_D|RD_S },
27faaa41 306{"dabs", "d,v", 3, (int) M_DABS, INSN_MACRO },
2bef2d3e
ILT		 307{"dadd", "d,v,t", 0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t|I3},
308{"dadd", "t,r,I", 3, (int) M_DADD_I, INSN_MACRO },
309{"daddi", "t,r,j", 0x60000000, 0xfc000000, WR_t|RD_s|I3 },
310{"daddiu", "t,r,j", 0x64000000, 0xfc000000, WR_t|RD_s|I3 },
311{"daddu", "d,v,t", 0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t|I3},
312{"daddu", "t,r,I", 3, (int) M_DADDU_I, INSN_MACRO },
a21e1e96
ILT		 313/* dctr and dctw are used on the r5000. */
314{"dctr", "o(b)", 0xbc050000, 0xfc1f0000, RD_b|I3 },
315{"dctw", "o(b)", 0xbc090000, 0xfc1f0000, RD_b|I3 },
a9c686ad 316/* For ddiv, see the comments about div. */
547998d2 317{"ddiv", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
a9c686ad 318{"ddiv", "d,v,t", 3, (int) M_DDIV_3, INSN_MACRO },
2bef2d3e 319{"ddiv", "d,v,I", 3, (int) M_DDIV_3I, INSN_MACRO },
a9c686ad 320/* For ddivu, see the comments about div. */
547998d2 321{"ddivu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
a9c686ad 322{"ddivu", "d,v,t", 3, (int) M_DDIVU_3, INSN_MACRO },
2bef2d3e 323{"ddivu", "d,v,I", 3, (int) M_DDIVU_3I, INSN_MACRO },
a9c686ad
ILT		 324/* The MIPS assembler treats the div opcode with two operands as
325 though the first operand appeared twice (the first operand is both
326 a source and a destination). To get the div machine instruction,
547998d2
ILT		 327 you must use an explicit destination of $0. */
328{"div", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
8d67dc30 329{"div", "z,t", 0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO },
a9c686ad 330{"div", "d,v,t", 0, (int) M_DIV_3, INSN_MACRO },
45b14705 331{"div", "d,v,I", 0, (int) M_DIV_3I, INSN_MACRO },
276c2d7d
GRK		 332 /* start-sanitize-r5900 */
333{"div1", "s,t", 0x7000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
334 /* end-sanitize-r5900 */
45b14705
ILT		 335{"div.d", "D,V,T", 0x46200003, 0xffe0003f, WR_D|RD_S|RD_T },
336{"div.s", "D,V,T", 0x46000003, 0xffe0003f, WR_D|RD_S|RD_T },
a9c686ad 337/* For divu, see the comments about div. */
547998d2 338{"divu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
8d67dc30 339{"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO },
a9c686ad 340{"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO },
45b14705 341{"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO },
276c2d7d
GRK		 342 /* start-sanitize-r5900 */
343{"divu1", "s,t", 0x7000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
344 /* end-sanitize-r5900 */
8d67dc30
ILT		 345{"dla", "t,A(b)", 3, (int) M_DLA_AB, INSN_MACRO },
346{"dli", "t,j", 0x24000000, 0xffe00000, WR_t|I3 }, /* addiu */
347{"dli", "t,i", 0x34000000, 0xffe00000, WR_t|I3 }, /* ori */
348{"dli", "t,I", 3, (int) M_DLI, INSN_MACRO },
349{"dmadd16", "s,t", 0x00000029, 0xfc00ffff, RD_s|RD_t|WR_LO|RD_LO|V1 },
2bef2d3e
ILT		 350{"dmfc0", "t,G", 0x40200000, 0xffe007ff, LCD|WR_t|RD_C0|I3 },
351{"dmtc0", "t,G", 0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC|I3 },
352{"dmfc1", "t,S", 0x44200000, 0xffe007ff, LCD|WR_t|RD_S|I3 },
353{"dmtc1", "t,S", 0x44a00000, 0xffe007ff, COD|RD_t|WR_S|I3 },
354{"dmul", "d,v,t", 3, (int) M_DMUL, INSN_MACRO },
355{"dmul", "d,v,I", 3, (int) M_DMUL_I, INSN_MACRO },
356{"dmulo", "d,v,t", 3, (int) M_DMULO, INSN_MACRO },
357{"dmulo", "d,v,I", 3, (int) M_DMULO_I, INSN_MACRO },
358{"dmulou", "d,v,t", 3, (int) M_DMULOU, INSN_MACRO },
359{"dmulou", "d,v,I", 3, (int) M_DMULOU_I, INSN_MACRO },
360{"dmult", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
361{"dmultu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
362{"dneg", "d,w", 0x0000002e, 0xffe007ff, WR_d|RD_t|I3 }, /* dsub 0 */
363{"dnegu", "d,w", 0x0000002f, 0xffe007ff, WR_d|RD_t|I3 }, /* dsubu 0*/
547998d2 364{"drem", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
2bef2d3e
ILT		 365{"drem", "d,v,t", 3, (int) M_DREM_3, INSN_MACRO },
366{"drem", "d,v,I", 3, (int) M_DREM_3I, INSN_MACRO },
547998d2 367{"dremu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|I3 },
2bef2d3e
ILT		 368{"dremu", "d,v,t", 3, (int) M_DREMU_3, INSN_MACRO },
369{"dremu", "d,v,I", 3, (int) M_DREMU_3I, INSN_MACRO },
370{"dsllv", "d,t,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s|I3},
942a4965 371{"dsll32", "d,w,<", 0x0000003c, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e 372{"dsll", "d,w,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s|I3}, /* dsllv */
942a4965 373{"dsll", "d,w,>", 0x0000003c, 0xffe0003f, WR_d|RD_t|I3 }, /* dsll32 */
2bef2d3e 374{"dsll", "d,w,<", 0x00000038, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e 375{"dsrav", "d,t,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s|I3},
942a4965 376{"dsra32", "d,w,<", 0x0000003f, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e 377{"dsra", "d,w,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s|I3}, /* dsrav */
942a4965 378{"dsra", "d,w,>", 0x0000003f, 0xffe0003f, WR_d|RD_t|I3 }, /* dsra32 */
2bef2d3e 379{"dsra", "d,w,<", 0x0000003b, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e 380{"dsrlv", "d,t,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s|I3},
942a4965 381{"dsrl32", "d,w,<", 0x0000003e, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e 382{"dsrl", "d,w,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s|I3}, /* dsrlv */
942a4965 383{"dsrl", "d,w,>", 0x0000003e, 0xffe0003f, WR_d|RD_t|I3 }, /* dsrl32 */
2bef2d3e 384{"dsrl", "d,w,<", 0x0000003a, 0xffe0003f, WR_d|RD_t|I3 },
2bef2d3e
ILT		 385{"dsub", "d,v,t", 0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t|I3},
386{"dsub", "d,v,I", 3, (int) M_DSUB_I, INSN_MACRO },
387{"dsubu", "d,v,t", 0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t|I3},
388{"dsubu", "d,v,I", 3, (int) M_DSUBU_I, INSN_MACRO },
389{"eret", "", 0x42000018, 0xffffffff, I3 },
390{"floor.l.d", "D,S", 0x4620000b, 0xffff003f, WR_D|RD_S|I3 },
391{"floor.l.s", "D,S", 0x4600000b, 0xffff003f, WR_D|RD_S|I3 },
392{"floor.w.d", "D,S", 0x4620000f, 0xffff003f, WR_D|RD_S|I2 },
393{"floor.w.s", "D,S", 0x4600000f, 0xffff003f, WR_D|RD_S|I2 },
8d67dc30
ILT		 394{"flushi", "", 0xbc010000, 0xffffffff, L1 },
395{"flushd", "", 0xbc020000, 0xffffffff, L1 },
396{"flushid", "", 0xbc030000, 0xffffffff, L1 },
397{"hibernate","", 0x42000023, 0xffffffff, V1 },
45b14705 398{"jr", "s", 0x00000008, 0xfc1fffff, UBD|RD_s },
942a4965
ILT		 399{"j", "s", 0x00000008, 0xfc1fffff, UBD|RD_s }, /* jr */
400/* SVR4 PIC code requires special handling for j, so it must be a
401 macro. */
402{"j", "a", 0, (int) M_J_A, INSN_MACRO },
403/* This form of j is used by the disassembler and internally by the
404 assembler, but will never match user input (because the line above
405 will match first). */
45b14705
ILT		 406{"j", "a", 0x08000000, 0xfc000000, UBD },
407{"jalr", "s", 0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d },
408{"jalr", "d,s", 0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d },
942a4965
ILT		 409/* SVR4 PIC code requires special handling for jal, so it must be a
410 macro. */
411{"jal", "d,s", 0, (int) M_JAL_2, INSN_MACRO },
412{"jal", "s", 0, (int) M_JAL_1, INSN_MACRO },
413{"jal", "a", 0, (int) M_JAL_A, INSN_MACRO },
414/* This form of jal is used by the disassembler and internally by the
415 assembler, but will never match user input (because the line above
416 will match first). */
45b14705 417{"jal", "a", 0x0c000000, 0xfc000000, UBD|WR_31 },
8d67dc30 418{"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31 },
45b14705
ILT		 419{"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO },
420{"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t },
421{"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO },
422{"lbu", "t,o(b)", 0x90000000, 0xfc000000, LDD|RD_b|WR_t },
423{"lbu", "t,A(b)", 0, (int) M_LBU_AB, INSN_MACRO },
2bef2d3e 424{"ld", "t,o(b)", 0xdc000000, 0xfc000000, WR_t|RD_b|I3 },
45b14705
ILT		 425{"ld", "t,o(b)", 0, (int) M_LD_OB, INSN_MACRO },
426{"ld", "t,A(b)", 0, (int) M_LD_AB, INSN_MACRO },
2bef2d3e
ILT		 427{"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|I2},
428{"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|I2},
429{"ldc1", "T,A(b)", 2, (int) M_LDC1_AB, INSN_MACRO },
430{"ldc1", "E,A(b)", 2, (int) M_LDC1_AB, INSN_MACRO },
942a4965
ILT		 431{"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|I2}, /* ldc1 */
432{"l.d", "T,o(b)", 0, (int) M_L_DOB, INSN_MACRO },
433{"l.d", "T,A(b)", 0, (int) M_L_DAB, INSN_MACRO },
2bef2d3e
ILT		 434{"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD|RD_b|WR_CC|I2},
435{"ldc2", "E,A(b)", 2, (int) M_LDC2_AB, INSN_MACRO },
436{"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD|RD_b|WR_CC|I2},
437{"ldc3", "E,A(b)", 2, (int) M_LDC3_AB, INSN_MACRO },
438{"ldl", "t,o(b)", 0x68000000, 0xfc000000, LDD|WR_t|RD_b|I3},
439{"ldl", "t,A(b)", 3, (int) M_LDL_AB, INSN_MACRO },
440{"ldr", "t,o(b)", 0x6c000000, 0xfc000000, LDD|WR_t|RD_b|I3},
441{"ldr", "t,A(b)", 3, (int) M_LDR_AB, INSN_MACRO },
a2768484
DP		 442{"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|I4 },
443 /* start-sanitize-r5900 */
444{"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|X5 },
445 /* end-sanitize-r5900 */
45b14705
ILT		 446{"lh", "t,o(b)", 0x84000000, 0xfc000000, LDD|RD_b|WR_t },
447{"lh", "t,A(b)", 0, (int) M_LH_AB, INSN_MACRO },
448{"lhu", "t,o(b)", 0x94000000, 0xfc000000, LDD|RD_b|WR_t },
449{"lhu", "t,A(b)", 0, (int) M_LHU_AB, INSN_MACRO },
450/* li is at the start of the table. */
451{"li.d", "t,F", 0, (int) M_LI_D, INSN_MACRO },
452{"li.d", "T,L", 0, (int) M_LI_DD, INSN_MACRO },
453{"li.s", "t,f", 0, (int) M_LI_S, INSN_MACRO },
454{"li.s", "T,l", 0, (int) M_LI_SS, INSN_MACRO },
2bef2d3e
ILT		 455{"ll", "t,o(b)", 0xc0000000, 0xfc000000, LDD|RD_b|WR_t|I2},
456{"ll", "t,A(b)", 2, (int) M_LL_AB, INSN_MACRO },
457{"lld", "t,o(b)", 0xd0000000, 0xfc000000, LDD|RD_b|WR_t|I3},
458{"lld", "t,A(b)", 3, (int) M_LLD_AB, INSN_MACRO },
45b14705 459{"lui", "t,u", 0x3c000000, 0xffe00000, WR_t },
276c2d7d
GRK		 460 /* start-sanitize-r5900 */
461{"lq", "t,o(b)", 0x78000000, 0xfc000000, WR_t|RD_b|T5 },
462 /* end-sanitize-r5900 */
45b14705
ILT		 463{"lw", "t,o(b)", 0x8c000000, 0xfc000000, LDD|RD_b|WR_t },
464{"lw", "t,A(b)", 0, (int) M_LW_AB, INSN_MACRO },
2bef2d3e 465{"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD|RD_b|WR_CC },
45b14705 466{"lwc0", "E,A(b)", 0, (int) M_LWC0_AB, INSN_MACRO },
2bef2d3e
ILT		 467{"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T },
468{"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T },
45b14705
ILT		 469{"lwc1", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO },
470{"lwc1", "E,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO },
2bef2d3e 471{"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T }, /* lwc1 */
45b14705 472{"l.s", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO },
2bef2d3e 473{"lwc2", "E,o(b)", 0xc8000000, 0xfc000000, CLD|RD_b|WR_CC },
45b14705 474{"lwc2", "E,A(b)", 0, (int) M_LWC2_AB, INSN_MACRO },
2bef2d3e 475{"lwc3", "E,o(b)", 0xcc000000, 0xfc000000, CLD|RD_b|WR_CC },
45b14705
ILT		 476{"lwc3", "E,A(b)", 0, (int) M_LWC3_AB, INSN_MACRO },
477{"lwl", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t },
478{"lwl", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO },
2bef2d3e
ILT		 479{"lcache", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t|I2}, /* same */
480{"lcache", "t,A(b)", 2, (int) M_LWL_AB, INSN_MACRO }, /* as lwl */
45b14705
ILT		 481{"lwr", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t },
482{"lwr", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO },
2bef2d3e
ILT		 483{"flush", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t|I2}, /* same */
484{"flush", "t,A(b)", 2, (int) M_LWR_AB, INSN_MACRO }, /* as lwr */
9978cd4d 485{"lwu", "t,o(b)", 0x9c000000, 0xfc000000, LDD|RD_b|WR_t|I3},
2bef2d3e 486{"lwu", "t,A(b)", 3, (int) M_LWU_AB, INSN_MACRO },
a2768484
DP		 487{"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|I4 },
488 /* start-sanitize-r5900 */
489{"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|X5 },
490 /* end-sanitize-r5900 */
470feacf
ILT		 491{"mad", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO|P3},
492{"madu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO|P3},
8d67dc30 493{"addciu", "t,r,j", 0x70000000, 0xfc000000, WR_t|RD_s|L1 },
a2768484
DP		 494{"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
495 /* start-sanitize-r5900 */
496{"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
497 /* end-sanitize-r5900 */
498{"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
499 /* start-sanitize-r5900 */
500{"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
501 /* end-sanitize-r5900 */
8d67dc30 502{"madd", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|L1 },
276c2d7d
GRK		 503 /* start-sanitize-r5900 */
504{"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
505{"madd", "d,s,t", 0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
506{"madd1", "s,t", 0x70000020, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
507{"madd1", "d,s,t", 0x70000020, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
508 /* end-sanitize-r5900 */
8d67dc30 509{"maddu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|L1 },
276c2d7d
GRK		 510 /* start-sanitize-r5900 */
511{"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
512{"maddu", "d,s,t", 0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
513{"maddu1", "s,t", 0x70000021, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
514{"maddu1", "d,s,t", 0x70000021, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
515 /* end-sanitize-r5900 */
8d67dc30 516{"madd16", "s,t", 0x00000028, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO|V1 },
2bef2d3e
ILT		 517{"mfc0", "t,G", 0x40000000, 0xffe007ff, LCD|WR_t|RD_C0 },
518{"mfc1", "t,S", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S },
519{"mfc1", "t,G", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S },
520{"mfc2", "t,G", 0x48000000, 0xffe007ff, LCD|WR_t|RD_C2 },
521{"mfc3", "t,G", 0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3 },
45b14705 522{"mfhi", "d", 0x00000010, 0xffff07ff, WR_d|RD_HI },
276c2d7d
GRK		 523 /* start-sanitize-r5900 */
524{"mfhi1", "d", 0x70000010, 0xffff07ff, WR_d|RD_HI|T5 },
525 /* end-sanitize-r5900 */
45b14705 526{"mflo", "d", 0x00000012, 0xffff07ff, WR_d|RD_LO },
276c2d7d
GRK		 527 /* start-sanitize-r5900 */
528{"mflo1", "d", 0x70000012, 0xffff07ff, WR_d|RD_LO|T5 },
529{"mfsa", "d", 0x00000028, 0xffff07ff, WR_d|T5 },
530 /* end-sanitize-r5900 */
45b14705
ILT		 531{"mov.d", "D,S", 0x46200006, 0xffff003f, WR_D|RD_S },
532{"mov.s", "D,S", 0x46000006, 0xffff003f, WR_D|RD_S },
a2768484
DP		 533{"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|I4 },
534 /* start-sanitize-r5900 */
535{"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|X5 },
536 /* end-sanitize-r5900 */
537{"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|I4 },
538 /* start-sanitize-r5900 */
539{"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|X5 },
540 /* end-sanitize-r5900 */
541{"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|I4 },
542 /* start-sanitize-r5900 */
543{"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|X5 },
544 /* end-sanitize-r5900 */
545{"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t|I4 },
546 /* start-sanitize-r5900 */
547{"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t|A5 },
548 /* end-sanitize-r5900 */
8d67dc30 549{"ffc", "d,v", 0x0000000b, 0xfc0007ff, WR_d|RD_s|L1 },
a2768484
DP		 550{"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|I4 },
551 /* start-sanitize-r5900 */
552{"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|X5 },
553 /* end-sanitize-r5900 */
554{"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|I4 },
555 /* start-sanitize-r5900 */
556{"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|X5 },
557 /* end-sanitize-r5900 */
558{"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC|I4 },
559 /* start-sanitize-r5900 */
560{"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC|X5 },
561 /* end-sanitize-r5900 */
8d67dc30
ILT		 562{"movt.d", "D,S,N", 0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|I4 },
563{"movt.s", "D,S,N", 0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|I4 },
a2768484
DP		 564{"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t|I4 },
565 /* start-sanitize-r5900 */
566{"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t|A5 },
567 /* end-sanitize-r5900 */
8d67dc30 568{"ffs", "d,v", 0x0000000a, 0xfc0007ff, WR_d|RD_s|L1 },
a2768484
DP		 569{"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|I4 },
570 /* start-sanitize-r5900 */
571{"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|X5 },
572 /* end-sanitize-r5900 */
573{"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|I4 },
574 /* start-sanitize-r5900 */
575{"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|X5 },
576 /* end-sanitize-r5900 */
45b14705 577/* move is at the top of the table. */
a2768484
DP		 578{"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
579 /* start-sanitize-r5900 */
580{"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
581 /* end-sanitize-r5900 */
582{"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
583 /* start-sanitize-r5900 */
584{"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
585 /* end-sanitize-r5900 */
8d67dc30
ILT		 586{"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|L1 },
587{"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|L1 },
45b14705 588{"mtc0", "t,G", 0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC },
2bef2d3e
ILT		 589{"mtc1", "t,S", 0x44800000, 0xffe007ff, COD|RD_t|WR_S },
590{"mtc1", "t,G", 0x44800000, 0xffe007ff, COD|RD_t|WR_S },
45b14705
ILT		 591{"mtc2", "t,G", 0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC },
592{"mtc3", "t,G", 0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC },
593{"mthi", "s", 0x00000011, 0xfc1fffff, RD_s|WR_HI },
276c2d7d
GRK		 594 /* start-sanitize-r5900 */
595{"mthi1", "s", 0x70000011, 0xfc1fffff, RD_s|WR_HI|T5 },
596 /* end-sanitize-r5900 */
45b14705 597{"mtlo", "s", 0x00000013, 0xfc1fffff, RD_s|WR_LO },
276c2d7d
GRK		 598 /* start-sanitize-r5900 */
599{"mtlo1", "s", 0x70000013, 0xfc1fffff, RD_s|WR_LO|T5 },
600{"mtsa", "s", 0x00000019, 0xfc1fffff, RD_s|T5 },
601{"mtsab", "s,j", 0x04180000, 0xfc1f0000, RD_s|T5 },
602{"mtsah", "s,j", 0x04190000, 0xfc1f0000, RD_s|T5 },
603 /* end-sanitize-r5900 */
45b14705
ILT		 604{"mul.d", "D,V,T", 0x46200002, 0xffe0003f, WR_D|RD_S|RD_T },
605{"mul.s", "D,V,T", 0x46000002, 0xffe0003f, WR_D|RD_S|RD_T },
f27ab330 606{"mul", "d,v,t", 0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HI|WR_LO|P3},
45b14705
ILT		 607{"mul", "d,v,t", 0, (int) M_MUL, INSN_MACRO },
608{"mul", "d,v,I", 0, (int) M_MUL_I, INSN_MACRO },
609{"mulo", "d,v,t", 0, (int) M_MULO, INSN_MACRO },
610{"mulo", "d,v,I", 0, (int) M_MULO_I, INSN_MACRO },
611{"mulou", "d,v,t", 0, (int) M_MULOU, INSN_MACRO },
612{"mulou", "d,v,I", 0, (int) M_MULOU_I, INSN_MACRO },
613{"mult", "s,t", 0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
276c2d7d
GRK		 614{"mult", "d,s,t", 0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d },
615 /* start-sanitize-r5900 */
616{"mult1", "d,s,t", 0x70000018, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
617 /* end-sanitize-r5900 */
45b14705 618{"multu", "s,t", 0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
276c2d7d
GRK		 619{"multu", "d,s,t", 0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d },
620 /* start-sanitize-r5900 */
621{"multu1", "d,s,t", 0x70000019, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|T5},
622 /* end-sanitize-r5900 */
45b14705
ILT		 623{"neg", "d,w", 0x00000022, 0xffe007ff, WR_d|RD_t }, /* sub 0 */
624{"negu", "d,w", 0x00000023, 0xffe007ff, WR_d|RD_t }, /* subu 0 */
625{"neg.d", "D,V", 0x46200007, 0xffff003f, WR_D|RD_S },
626{"neg.s", "D,V", 0x46000007, 0xffff003f, WR_D|RD_S },
8d67dc30
ILT		 627{"nmadd.d", "D,R,S,T", 0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
628{"nmadd.s", "D,R,S,T", 0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
a2768484
DP		 629{"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
630 /* start-sanitize-r5900 */
631{"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
632 /* end-sanitize-r5900 */
633{"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|I4 },
634 /* start-sanitize-r5900 */
635{"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|X5 },
636 /* end-sanitize-r5900 */
45b14705
ILT		 637/* nop is at the start of the table. */
638{"nor", "d,v,t", 0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t },
942a4965 639{"nor", "t,r,I", 0, (int) M_NOR_I, INSN_MACRO },
27faaa41 640{"not", "d,v", 0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t },/*nor d,s,0*/
45b14705
ILT		 641{"or", "d,v,t", 0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t },
642{"or", "t,r,I", 0, (int) M_OR_I, INSN_MACRO },
643{"ori", "t,r,i", 0x34000000, 0xfc000000, WR_t|RD_s },
276c2d7d
GRK		 644
645 /* start-sanitize-r5900 */
646{"pabsh", "d,t", 0x70000168, 0xffe007ff, WR_d|RD_t|T5 },
647{"pabsw", "d,t", 0x70000068, 0xffe007ff, WR_d|RD_t|T5 },
648{"paddb", "d,v,t", 0x70000208, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
649{"paddh", "d,v,t", 0x70000108, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
650{"paddw", "d,v,t", 0x70000008, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
651{"paddsb", "d,v,t", 0x70000608, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
652{"paddsh", "d,v,t", 0x70000508, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
653{"paddsw", "d,v,t", 0x70000408, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
654{"paddub", "d,v,t", 0x70000628, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
655{"padduh", "d,v,t", 0x70000528, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
656{"padduw", "d,v,t", 0x70000428, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
657{"padsbh", "d,v,t", 0x70000128, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
658{"pand", "d,v,t", 0x70000489, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
659{"pceqb", "d,v,t", 0x700002a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
660{"pceqh", "d,v,t", 0x700001a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
661{"pceqw", "d,v,t", 0x700000a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
662
663{"pcgtb", "d,v,t", 0x70000288, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
664{"pcgth", "d,v,t", 0x70000188, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
665{"pcgtw", "d,v,t", 0x70000088, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
666
667{"pcpyh", "d,t", 0x700006e9, 0xffe007ff, WR_d|RD_t|T5 },
668
669{"pcpyld", "d,v,t", 0x70000389, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
670{"pcpyud", "d,v,t", 0x700003a9, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
671
672{"pdivbw", "s,t", 0x70000749, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
673{"pdivuw", "s,t", 0x70000369, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
674{"pdivw", "s,t", 0x70000349, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|T5},
675
676{"pexch", "d,t", 0x700006a9, 0xffe007ff, WR_d|RD_t|T5 },
677{"pexcw", "d,t", 0x700007a9, 0xffe007ff, WR_d|RD_t|T5 },
678{"pexoh", "d,t", 0x70000689, 0xffe007ff, WR_d|RD_t|T5 },
679{"pexow", "d,t", 0x70000789, 0xffe007ff, WR_d|RD_t|T5 },
680
a2768484 681{"pext5", "d,t", 0x70000788, 0xffe007ff, WR_d|RD_t|T5 },
276c2d7d
GRK		 682
683{"pextlb", "d,v,t", 0x70000688, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
684{"pextlh", "d,v,t", 0x70000588, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
685{"pextlw", "d,v,t", 0x70000488, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
686{"pextub", "d,v,t", 0x700006a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
687{"pextuh", "d,v,t", 0x700005a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
688{"pextuw", "d,v,t", 0x700004a8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
689
690{"phmaddh", "d,v,t", 0x70000449, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
691{"phmsubh", "d,v,t", 0x70000549, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
692
693{"pinth", "d,v,t", 0x70000289, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
694{"pintoh", "d,v,t", 0x700002a9, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
695
696{"plzcw", "d,v", 0x70000004, 0xfc1f07ff, WR_d|RD_s|T5 },
697
698{"pmaddh", "d,v,t", 0x70000409, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
699{"pmadduw", "d,v,t", 0x70000029, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
700{"pmaddw", "d,v,t", 0x70000009, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
701
702{"pmaxh", "d,v,t", 0x700001c8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
703{"pmaxw", "d,v,t", 0x700000c8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
704
705{"pmfhi", "d", 0x70000209, 0xffff07ff, WR_d|RD_HI|T5 },
706{"pmflo", "d", 0x70000249, 0xffff07ff, WR_d|RD_LO|T5 },
707
708{"pmfhl.lw", "d", 0x70000030, 0xffff07ff, WR_d|RD_LO|RD_HI|T5 },
709{"pmfhl.uw", "d", 0x70000070, 0xffff07ff, WR_d|RD_LO|RD_HI|T5 },
710{"pmfhl.slw","d", 0x700000b0, 0xffff07ff, WR_d|RD_LO|RD_HI|T5 },
711{"pmfhl.lh", "d", 0x700000f0, 0xffff07ff, WR_d|RD_LO|RD_HI|T5 },
712{"pmfhl.sh", "d", 0x70000130, 0xffff07ff, WR_d|RD_LO|RD_HI|T5 },
713
714{"pminh", "d,v,t", 0x700001e8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
715{"pminw", "d,v,t", 0x700000e8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
716
717{"pmsubh", "d,v,t", 0x70000509, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
718{"pmsubw", "d,v,t", 0x70000109, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
719
720{"pmthi", "v", 0x70000229, 0xfc1fffff, WR_HI|RD_s|T5 },
721{"pmtlo", "v", 0x70000269, 0xfc1fffff, WR_LO|RD_s|T5 },
722
723{"pmthl.lw", "v", 0x70000031, 0xfc1fffff, WR_HI|WR_LO|RD_s|T5 },
724
725{"pmulth", "d,v,t", 0x70000709, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
726{"pmultuw", "d,v,t", 0x70000329, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
727{"pmultw", "d,v,t", 0x70000309, 0xfc0007ff,WR_d|RD_s|RD_t|WR_HI|WR_LO|T5 },
728
729{"pnor", "d,v,t", 0x700004e9, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
730{"por", "d,v,t", 0x700004a9, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
731
a2768484 732{"ppac5", "d,t", 0x700007c8, 0xffe007ff, WR_d|RD_t|T5 },
276c2d7d
GRK		 733
734{"ppacb", "d,v,t", 0x700006c8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
735{"ppach", "d,v,t", 0x700005c8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
736{"ppacw", "d,v,t", 0x700004c8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
737
738{"prevh", "d,t", 0x700006c9, 0xffe007ff, WR_d|RD_t|T5 },
739{"prot3w", "d,t", 0x700007c9, 0xffe007ff, WR_d|RD_t|T5 },
740
741{"psllh", "d,t,<", 0x70000034, 0xffe0003f, WR_d|RD_t|T5 },
742{"psllvw", "d,t,s", 0x70000089, 0xfc0007ff, WR_d|RD_t|RD_s|T5 },
743{"psllw", "d,t,<", 0x7000003c, 0xffe0003f, WR_d|RD_t|T5 },
744
745{"psrah", "d,t,<", 0x70000037, 0xffe0003f, WR_d|RD_t|T5 },
746{"psravw", "d,t,s", 0x700000e9, 0xfc0007ff, WR_d|RD_t|RD_s|T5 },
747{"psraw", "d,t,<", 0x7000003f, 0xffe0003f, WR_d|RD_t|T5 },
748
749{"psrlh", "d,t,<", 0x70000036, 0xffe0003f, WR_d|RD_t|T5 },
750{"psrlvw", "d,t,s", 0x700000c9, 0xfc0007ff, WR_d|RD_t|RD_s|T5 },
751{"psrlw", "d,t,<", 0x7000003e, 0xffe0003f, WR_d|RD_t|T5 },
752
753{"psubb", "d,v,t", 0x70000248, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
754{"psubh", "d,v,t", 0x70000148, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
755{"psubsb", "d,v,t", 0x70000648, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
756{"psubsh", "d,v,t", 0x70000548, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
757{"psubsw", "d,v,t", 0x70000448, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
758{"psubub", "d,v,t", 0x70000668, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
759{"psubuh", "d,v,t", 0x70000568, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
760{"psubuw", "d,v,t", 0x70000468, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
761{"psubw", "d,v,t", 0x70000048, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
762
763{"pxor", "d,v,t", 0x700004c9, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
764 /* end-sanitize-r5900 */
765
8d67dc30
ILT		 766{"pref", "k,o(b)", 0xcc000000, 0xfc000000, RD_b|I4 },
767{"prefx", "h,t(b)", 0x4c00000f, 0xfc0007ff, RD_b|RD_t|I4 },
276c2d7d
GRK		 768
769 /* start-sanitize-r5900 */
770{"qfsrv", "d,v,t", 0x700006e8, 0xfc0007ff, WR_d|RD_s|RD_t|T5 },
771 /* end-sanitize-r5900 */
772
8d67dc30
ILT		 773{"recip.d", "D,S", 0x46200015, 0xffff003f, WR_D|RD_S|I4 },
774{"recip.s", "D,S", 0x46000015, 0xffff003f, WR_D|RD_S|I4 },
547998d2 775{"rem", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
45b14705
ILT		 776{"rem", "d,v,t", 0, (int) M_REM_3, INSN_MACRO },
777{"rem", "d,v,I", 0, (int) M_REM_3I, INSN_MACRO },
547998d2 778{"remu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO },
45b14705
ILT		 779{"remu", "d,v,t", 0, (int) M_REMU_3, INSN_MACRO },
780{"remu", "d,v,I", 0, (int) M_REMU_3I, INSN_MACRO },
8d67dc30 781{"rfe", "", 0x42000010, 0xffffffff, 0 },
45b14705
ILT		 782{"rol", "d,v,t", 0, (int) M_ROL, INSN_MACRO },
783{"rol", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO },
784{"ror", "d,v,t", 0, (int) M_ROR, INSN_MACRO },
785{"ror", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO },
2bef2d3e
ILT		 786{"round.l.d", "D,S", 0x46200008, 0xffff003f, WR_D|RD_S|I3 },
787{"round.l.s", "D,S", 0x46000008, 0xffff003f, WR_D|RD_S|I3 },
788{"round.w.d", "D,S", 0x4620000c, 0xffff003f, WR_D|RD_S|I2 },
789{"round.w.s", "D,S", 0x4600000c, 0xffff003f, WR_D|RD_S|I2 },
8d67dc30
ILT		 790{"rsqrt.d", "D,S", 0x46200016, 0xffff003f, WR_D|RD_S|I4 },
791{"rsqrt.s", "D,S", 0x46000016, 0xffff003f, WR_D|RD_S|I4 },
942a4965 792{"sb", "t,o(b)", 0xa0000000, 0xfc000000, SM|RD_t|RD_b },
45b14705 793{"sb", "t,A(b)", 0, (int) M_SB_AB, INSN_MACRO },
84909073 794{"sc", "t,o(b)", 0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b|I2 },
2bef2d3e 795{"sc", "t,A(b)", 2, (int) M_SC_AB, INSN_MACRO },
84909073 796{"scd", "t,o(b)", 0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b|I3 },
2bef2d3e 797{"scd", "t,A(b)", 3, (int) M_SCD_AB, INSN_MACRO },
942a4965 798{"sd", "t,o(b)", 0xfc000000, 0xfc000000, SM|RD_t|RD_b|I3 },
45b14705
ILT		 799{"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO },
800{"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO },
942a4965
ILT		 801{"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|I2 },
802{"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|I2 },
2bef2d3e
ILT		 803{"sdc1", "T,A(b)", 2, (int) M_SDC1_AB, INSN_MACRO },
804{"sdc1", "E,A(b)", 2, (int) M_SDC1_AB, INSN_MACRO },
942a4965 805{"sdc2", "E,o(b)", 0xf8000000, 0xfc000000, SM|RD_C2|RD_b|I2 },
2bef2d3e 806{"sdc2", "E,A(b)", 2, (int) M_SDC2_AB, INSN_MACRO },
942a4965 807{"sdc3", "E,o(b)", 0xfc000000, 0xfc000000, SM|RD_C3|RD_b|I2 },
2bef2d3e 808{"sdc3", "E,A(b)", 2, (int) M_SDC3_AB, INSN_MACRO },
942a4965 809{"s.d", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|I2 },
2bef2d3e
ILT		 810{"s.d", "T,o(b)", 0, (int) M_S_DOB, INSN_MACRO },
811{"s.d", "T,A(b)", 0, (int) M_S_DAB, INSN_MACRO },
942a4965 812{"sdl", "t,o(b)", 0xb0000000, 0xfc000000, SM|RD_t|RD_b|I3 },
2bef2d3e 813{"sdl", "t,A(b)", 3, (int) M_SDL_AB, INSN_MACRO },
942a4965 814{"sdr", "t,o(b)", 0xb4000000, 0xfc000000, SM|RD_t|RD_b|I3 },
2bef2d3e 815{"sdr", "t,A(b)", 3, (int) M_SDR_AB, INSN_MACRO },
a2768484
DP		 816{"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b|I4 },
817 /* start-sanitize-r5900 */
818{"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b|X5 },
819 /* end-sanitize-r5900 */
8d67dc30
ILT		 820{"selsl", "d,v,t", 0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t|L1 },
821{"selsr", "d,v,t", 0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t|L1 },
45b14705
ILT		 822{"seq", "d,v,t", 0, (int) M_SEQ, INSN_MACRO },
823{"seq", "d,v,I", 0, (int) M_SEQ_I, INSN_MACRO },
824{"sge", "d,v,t", 0, (int) M_SGE, INSN_MACRO },
825{"sge", "d,v,I", 0, (int) M_SGE_I, INSN_MACRO },
826{"sgeu", "d,v,t", 0, (int) M_SGEU, INSN_MACRO },
827{"sgeu", "d,v,I", 0, (int) M_SGEU_I, INSN_MACRO },
828{"sgt", "d,v,t", 0, (int) M_SGT, INSN_MACRO },
829{"sgt", "d,v,I", 0, (int) M_SGT_I, INSN_MACRO },
830{"sgtu", "d,v,t", 0, (int) M_SGTU, INSN_MACRO },
831{"sgtu", "d,v,I", 0, (int) M_SGTU_I, INSN_MACRO },
942a4965 832{"sh", "t,o(b)", 0xa4000000, 0xfc000000, SM|RD_t|RD_b },
45b14705
ILT		 833{"sh", "t,A(b)", 0, (int) M_SH_AB, INSN_MACRO },
834{"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO },
835{"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO },
836{"sleu", "d,v,t", 0, (int) M_SLEU, INSN_MACRO },
837{"sleu", "d,v,I", 0, (int) M_SLEU_I, INSN_MACRO },
838{"sllv", "d,t,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s },
839{"sll", "d,w,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s }, /* sllv */
840{"sll", "d,w,<", 0x00000000, 0xffe0003f, WR_d|RD_t },
841{"slt", "d,v,t", 0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t },
842{"slt", "d,v,I", 0, (int) M_SLT_I, INSN_MACRO },
843{"slti", "t,r,j", 0x28000000, 0xfc000000, WR_t|RD_s },
844{"sltiu", "t,r,j", 0x2c000000, 0xfc000000, WR_t|RD_s },
845{"sltu", "d,v,t", 0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t },
846{"sltu", "d,v,I", 0, (int) M_SLTU_I, INSN_MACRO },
847{"sne", "d,v,t", 0, (int) M_SNE, INSN_MACRO },
848{"sne", "d,v,I", 0, (int) M_SNE_I, INSN_MACRO },
276c2d7d
GRK		 849 /* start-sanitize-r5900 */
850{"sq", "t,o(b)", 0x7c000000, 0xfc000000, SM|RD_t|RD_b|T5 },
851 /* end-sanitize-r5900 */
2bef2d3e 852{"sqrt.d", "D,S", 0x46200004, 0xffff003f, WR_D|RD_S|I2 },
942a4965 853{"sqrt.s", "D,S", 0x46000004, 0xffff003f, WR_D|RD_S|I2 },
45b14705
ILT		 854{"srav", "d,t,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s },
855{"sra", "d,w,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s }, /* srav */
856{"sra", "d,w,<", 0x00000003, 0xffe0003f, WR_d|RD_t },
857{"srlv", "d,t,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s },
858{"srl", "d,w,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s }, /* srlv */
859{"srl", "d,w,<", 0x00000002, 0xffe0003f, WR_d|RD_t },
8d67dc30 860{"standby", "", 0x42000021, 0xffffffff, V1 },
45b14705
ILT		 861{"sub", "d,v,t", 0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t },
862{"sub", "d,v,I", 0, (int) M_SUB_I, INSN_MACRO },
863{"sub.d", "D,V,T", 0x46200001, 0xffe0003f, WR_D|RD_S|RD_T },
864{"sub.s", "D,V,T", 0x46000001, 0xffe0003f, WR_D|RD_S|RD_T },
865{"subu", "d,v,t", 0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t },
866{"subu", "d,v,I", 0, (int) M_SUBU_I, INSN_MACRO },
8d67dc30 867{"suspend", "", 0x42000022, 0xffffffff, V1 },
942a4965 868{"sw", "t,o(b)", 0xac000000, 0xfc000000, SM|RD_t|RD_b },
45b14705 869{"sw", "t,A(b)", 0, (int) M_SW_AB, INSN_MACRO },
942a4965 870{"swc0", "E,o(b)", 0xe0000000, 0xfc000000, SM|RD_C0|RD_b },
45b14705 871{"swc0", "E,A(b)", 0, (int) M_SWC0_AB, INSN_MACRO },
942a4965
ILT		 872{"swc1", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b },
873{"swc1", "E,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b },
45b14705
ILT		 874{"swc1", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO },
875{"swc1", "E,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO },
942a4965 876{"s.s", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b }, /* swc1 */
45b14705 877{"s.s", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO },
942a4965 878{"swc2", "E,o(b)", 0xe8000000, 0xfc000000, SM|RD_C2|RD_b },
45b14705 879{"swc2", "E,A(b)", 0, (int) M_SWC2_AB, INSN_MACRO },
942a4965 880{"swc3", "E,o(b)", 0xec000000, 0xfc000000, SM|RD_C3|RD_b },
45b14705 881{"swc3", "E,A(b)", 0, (int) M_SWC3_AB, INSN_MACRO },
942a4965 882{"swl", "t,o(b)", 0xa8000000, 0xfc000000, SM|RD_t|RD_b },
45b14705 883{"swl", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO },
2bef2d3e
ILT		 884{"scache", "t,o(b)", 0xa8000000, 0xfc000000, RD_t|RD_b|I2 }, /* same */
885{"scache", "t,A(b)", 2, (int) M_SWL_AB, INSN_MACRO }, /* as swl */
942a4965 886{"swr", "t,o(b)", 0xb8000000, 0xfc000000, SM|RD_t|RD_b },
45b14705 887{"swr", "t,A(b)", 0, (int) M_SWR_AB, INSN_MACRO },
2bef2d3e
ILT		 888{"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b|I2 }, /* same */
889{"invalidate", "t,A(b)",2, (int) M_SWR_AB, INSN_MACRO }, /* as swr */
a2768484
DP		 890{"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b|I4 },
891 /* start-sanitize-r5900 */
892{"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b|X5 },
893 /* end-sanitize-r5900 */
2bef2d3e 894{"sync", "", 0x0000000f, 0xffffffff, I2 },
9978cd4d
ILT		 895{"syscall", "", 0x0000000c, 0xffffffff, TRAP },
896{"syscall", "B", 0x0000000c, 0xfc00003f, TRAP },
897{"teqi", "s,j", 0x040c0000, 0xfc1f0000, RD_s|I2|TRAP },
898{"teq", "s,t", 0x00000034, 0xfc00003f, RD_s|RD_t|I2|TRAP },
899{"teq", "s,j", 0x040c0000, 0xfc1f0000, RD_s|I2|TRAP }, /* teqi */
2bef2d3e 900{"teq", "s,I", 2, (int) M_TEQ_I, INSN_MACRO },
9978cd4d
ILT		 901{"tgei", "s,j", 0x04080000, 0xfc1f0000, RD_s|I2|TRAP },
902{"tge", "s,t", 0x00000030, 0xfc00003f, RD_s|RD_t|I2|TRAP },
903{"tge", "s,j", 0x04080000, 0xfc1f0000, RD_s|I2|TRAP }, /* tgei */
2bef2d3e 904{"tge", "s,I", 2, (int) M_TGE_I, INSN_MACRO },
9978cd4d
ILT		 905{"tgeiu", "s,j", 0x04090000, 0xfc1f0000, RD_s|I2|TRAP },
906{"tgeu", "s,t", 0x00000031, 0xfc00003f, RD_s|RD_t|I2|TRAP },
907{"tgeu", "s,j", 0x04090000, 0xfc1f0000, RD_s|I2|TRAP }, /* tgeiu */
2bef2d3e 908{"tgeu", "s,I", 2, (int) M_TGEU_I, INSN_MACRO },
45b14705
ILT		 909{"tlbp", "", 0x42000008, 0xffffffff, INSN_TLB },
910{"tlbr", "", 0x42000001, 0xffffffff, INSN_TLB },
911{"tlbwi", "", 0x42000002, 0xffffffff, INSN_TLB },
912{"tlbwr", "", 0x42000006, 0xffffffff, INSN_TLB },
9978cd4d
ILT		 913{"tlti", "s,j", 0x040a0000, 0xfc1f0000, RD_s|I2|TRAP },
914{"tlt", "s,t", 0x00000032, 0xfc00003f, RD_s|RD_t|I2|TRAP },
915{"tlt", "s,j", 0x040a0000, 0xfc1f0000, RD_s|I2|TRAP }, /* tlti */
2bef2d3e 916{"tlt", "s,I", 2, (int) M_TLT_I, INSN_MACRO },
9978cd4d
ILT		 917{"tltiu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|I2|TRAP },
918{"tltu", "s,t", 0x00000033, 0xfc00003f, RD_s|RD_t|I2|TRAP },
919{"tltu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|I2|TRAP }, /* tltiu */
2bef2d3e 920{"tltu", "s,I", 2, (int) M_TLTU_I, INSN_MACRO },
9978cd4d
ILT		 921{"tnei", "s,j", 0x040e0000, 0xfc1f0000, RD_s|I2|TRAP },
922{"tne", "s,t", 0x00000036, 0xfc00003f, RD_s|RD_t|I2|TRAP },
923{"tne", "s,j", 0x040e0000, 0xfc1f0000, RD_s|I2|TRAP }, /* tnei */
2bef2d3e
ILT		 924{"tne", "s,I", 2, (int) M_TNE_I, INSN_MACRO },
925{"trunc.l.d", "D,S", 0x46200009, 0xffff003f, WR_D|RD_S|I3 },
926{"trunc.l.s", "D,S", 0x46000009, 0xffff003f, WR_D|RD_S|I3 },
927{"trunc.w.d", "D,S", 0x4620000d, 0xffff003f, WR_D|RD_S|I2 },
928{"trunc.w.d", "D,S,x", 0x4620000d, 0xffff003f, WR_D|RD_S|I2 },
45b14705 929{"trunc.w.d", "D,S,t", 0, (int) M_TRUNCWD, INSN_MACRO },
2bef2d3e
ILT		 930{"trunc.w.s", "D,S", 0x4600000d, 0xffff003f, WR_D|RD_S|I2 },
931{"trunc.w.s", "D,S,x", 0x4600000d, 0xffff003f, WR_D|RD_S|I2 },
45b14705 932{"trunc.w.s", "D,S,t", 0, (int) M_TRUNCWS, INSN_MACRO },
470feacf 933{"uld", "t,o(b)", 3, (int) M_ULD, INSN_MACRO },
8d67dc30 934{"uld", "t,A(b)", 3, (int) M_ULD_A, INSN_MACRO },
45b14705 935{"ulh", "t,o(b)", 0, (int) M_ULH, INSN_MACRO },
8d67dc30 936{"ulh", "t,A(b)", 0, (int) M_ULH_A, INSN_MACRO },
45b14705 937{"ulhu", "t,o(b)", 0, (int) M_ULHU, INSN_MACRO },
8d67dc30 938{"ulhu", "t,A(b)", 0, (int) M_ULHU_A, INSN_MACRO },
45b14705 939{"ulw", "t,o(b)", 0, (int) M_ULW, INSN_MACRO },
8d67dc30 940{"ulw", "t,A(b)", 0, (int) M_ULW_A, INSN_MACRO },
470feacf 941{"usd", "t,o(b)", 3, (int) M_USD, INSN_MACRO },
8d67dc30 942{"usd", "t,A(b)", 3, (int) M_USD_A, INSN_MACRO },
45b14705 943{"ush", "t,o(b)", 0, (int) M_USH, INSN_MACRO },
8d67dc30 944{"ush", "t,A(b)", 0, (int) M_USH_A, INSN_MACRO },
45b14705 945{"usw", "t,o(b)", 0, (int) M_USW, INSN_MACRO },
8d67dc30 946{"usw", "t,A(b)", 0, (int) M_USW_A, INSN_MACRO },
45b14705
ILT		 947{"xor", "d,v,t", 0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t },
948{"xor", "t,r,I", 0, (int) M_XOR_I, INSN_MACRO },
949{"xori", "t,r,i", 0x38000000, 0xfc000000, WR_t|RD_s },
8d67dc30
ILT		 950{"waiti", "", 0x42000020, 0xffffffff, TRAP|L1 },
951{"wb", "o(b)", 0xbc040000, 0xfc1f0000, SM|RD_b|L1 },
45b14705
ILT		 952/* No hazard protection on coprocessor instructions--they shouldn't
953 change the state of the processor and if they do it's up to the
954 user to put in nops as necessary. These are at the end so that the
955 disasembler recognizes more specific versions first. */
956{"c0", "C", 0x42000000, 0xfe000000, 0 },
957{"c1", "C", 0x46000000, 0xfe000000, 0 },
958{"c2", "C", 0x4a000000, 0xfe000000, 0 },
959{"c3", "C", 0x4e000000, 0xfe000000, 0 },
a2768484
DP		 960{"cop0", "C", 0, (int) M_COP0, INSN_MACRO },
961{"cop1", "C", 0, (int) M_COP1, INSN_MACRO },
962{"cop2", "C", 0, (int) M_COP2, INSN_MACRO },
963{"cop3", "C", 0, (int) M_COP3, INSN_MACRO },
45b14705
ILT		 964};
965
a21e1e96
ILT		 966#define MIPS_NUM_OPCODES \
967 ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
968const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;
a2768484 969
a21e1e96
ILT		 970/* const removed from the following to allow for dynamic extensions to the
971 * built-in instruction set. */
972struct mips_opcode *mips_opcodes =
973 (struct mips_opcode *) mips_builtin_opcodes;
974int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
975#undef MIPS_NUM_OPCODES
GDB Binutils - Deliverables
This page took 0.188308 seconds and 4 git commands to generate.