projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
More test case alignments.
[deliverable/binutils-gdb.git] / opcodes / mips-opc.c
CommitLineData
657e7cec 1/* mips-opc.c -- MIPS opcode list.
252b5132
RH		 2 Copyright 1993, 1994, 1995, 1996, 1997, 1998 Free Software Foundation, Inc.
3 Contributed by Ralph Campbell and OSF
4 Commented and modified by Ian Lance Taylor, Cygnus Support
5
6This file is part of GDB, GAS, and the GNU binutils.
7
8GDB, GAS, and the GNU binutils are free software; you can redistribute
9them and/or modify them under the terms of the GNU General Public
10License as published by the Free Software Foundation; either version
111, or (at your option) any later version.
12
13GDB, GAS, and the GNU binutils are distributed in the hope that they
14will be useful, but WITHOUT ANY WARRANTY; without even the implied
15warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
16the GNU General Public License for more details.
17
18You should have received a copy of the GNU General Public License
19along with this file; see the file COPYING. If not, write to the Free
20Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
21
22#include <stdio.h>
0d8dfecf 23#include "sysdep.h"
252b5132
RH		 24#include "opcode/mips.h"
25
26/* Short hand so the lines aren't too long. */
27
28#define LDD INSN_LOAD_MEMORY_DELAY
29#define LCD INSN_LOAD_COPROC_DELAY
30#define UBD INSN_UNCOND_BRANCH_DELAY
31#define CBD INSN_COND_BRANCH_DELAY
32#define COD INSN_COPROC_MOVE_DELAY
33#define CLD INSN_COPROC_MEMORY_DELAY
34#define CBL INSN_COND_BRANCH_LIKELY
35#define TRAP INSN_TRAP
36#define SM INSN_STORE_MEMORY
37
38#define WR_d INSN_WRITE_GPR_D
39#define WR_t INSN_WRITE_GPR_T
40#define WR_31 INSN_WRITE_GPR_31
41#define WR_D INSN_WRITE_FPR_D
42#define WR_T INSN_WRITE_FPR_T
43#define WR_S INSN_WRITE_FPR_S
44#define RD_s INSN_READ_GPR_S
45#define RD_b INSN_READ_GPR_S
46#define RD_t INSN_READ_GPR_T
47#define RD_S INSN_READ_FPR_S
48#define RD_T INSN_READ_FPR_T
49#define RD_R INSN_READ_FPR_R
50#define WR_CC INSN_WRITE_COND_CODE
51#define RD_CC INSN_READ_COND_CODE
52#define RD_C0 INSN_COP
53#define RD_C1 INSN_COP
54#define RD_C2 INSN_COP
55#define RD_C3 INSN_COP
56#define WR_C0 INSN_COP
57#define WR_C1 INSN_COP
58#define WR_C2 INSN_COP
59#define WR_C3 INSN_COP
60
61#define WR_HI INSN_WRITE_HI
62#define RD_HI INSN_READ_HI
63#define MOD_HI WR_HI|RD_HI
64
65#define WR_LO INSN_WRITE_LO
66#define RD_LO INSN_READ_LO
67#define MOD_LO WR_LO|RD_LO
68
69#define WR_HILO WR_HI|WR_LO
70#define RD_HILO RD_HI|RD_LO
71#define MOD_HILO WR_HILO|RD_HILO
72
73#define IS_M INSN_MULT
74
75#define I1 INSN_ISA1
76#define I2 INSN_ISA2
77#define I3 INSN_ISA3
78#define I4 INSN_ISA4
5fce5ddf 79#define I5 INSN_ISA5
e7af610e 80#define I32 INSN_ISA32
84ea6cf2 81#define I64 INSN_ISA64
e7af610e 82
252b5132
RH		 83#define P3 INSN_4650
84#define L1 INSN_4010
85#define V1 INSN_4100
86#define T3 INSN_3900
87
88#define G1 (T3 \
89 )
90
91#define G2 (T3 \
92 )
93
94#define G3 (I4 \
95 )
96
8027df89
AH		 97#define G6 INSN_GP32
98
c156a9fd
NC		 99#define M1 0
100#define M2 0
101
252b5132
RH		 102/* The order of overloaded instructions matters. Label arguments and
103 register arguments look the same. Instructions that can have either
104 for arguments must apear in the correct order in this table for the
105 assembler to pick the right one. In other words, entries with
106 immediate operands must apear after the same instruction with
107 registers.
108
109 Many instructions are short hand for other instructions (i.e., The
110 jal <register> instruction is short for jalr <register>). */
111
4372b673
NC		 112const struct mips_opcode mips_builtin_opcodes[] =
113{
252b5132
RH		 114/* These instructions appear first so that the disassembler will find
115 them first. The assemblers uses a hash table based on the
116 instruction name anyhow. */
f1c8d843 117/* name, args, match, mask, pinfo, membership */
e7af610e 118{"pref", "k,o(b)", 0xcc000000, 0xfc000000, RD_b, G3|M1|I32},
4372b673 119{"nop", "", 0x00000000, 0xffffffff, 0, I1 },
e7af610e 120{"ssnop", "", 0x00000040, 0xffffffff, 0, M1|I32 },
252b5132
RH		 121{"li", "t,j", 0x24000000, 0xffe00000, WR_t, I1 }, /* addiu */
122{"li", "t,i", 0x34000000, 0xffe00000, WR_t, I1 }, /* ori */
123{"li", "t,I", 0, (int) M_LI, INSN_MACRO, I1 },
8027df89 124{"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s, I1|G6 },/* or */
252b5132
RH		 125{"move", "d,s", 0x0000002d, 0xfc1f07ff, WR_d|RD_s, I3 },/* daddu */
126{"move", "d,s", 0x00000021, 0xfc1f07ff, WR_d|RD_s, I1 },/* addu */
127{"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s, I1 },/* or */
128{"b", "p", 0x10000000, 0xffff0000, UBD, I1 },/* beq 0,0 */
129{"b", "p", 0x04010000, 0xffff0000, UBD, I1 },/* bgez 0 */
130{"bal", "p", 0x04110000, 0xffff0000, UBD|WR_31, I1 },/* bgezal 0*/
131
132{"abs", "d,v", 0, (int) M_ABS, INSN_MACRO, I1 },
133{"abs.s", "D,V", 0x46000005, 0xffff003f, WR_D|RD_S|FP_S, I1 },
134{"abs.d", "D,V", 0x46200005, 0xffff003f, WR_D|RD_S|FP_D, I1 },
5fce5ddf 135{"abs.ps", "D,V", 0x46c00005, 0xffff003f, WR_D|RD_S|FP_D, I5 },
252b5132
RH		 136{"add", "d,v,t", 0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
137{"add", "t,r,I", 0, (int) M_ADD_I, INSN_MACRO, I1 },
138{"add.s", "D,V,T", 0x46000000, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1},
139{"add.d", "D,V,T", 0x46200000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1},
5fce5ddf 140{"add.ps", "D,V,T", 0x46c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
252b5132
RH		 141{"addi", "t,r,j", 0x20000000, 0xfc000000, WR_t|RD_s, I1 },
142{"addiu", "t,r,j", 0x24000000, 0xfc000000, WR_t|RD_s, I1 },
143{"addu", "d,v,t", 0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
144{"addu", "t,r,I", 0, (int) M_ADDU_I, INSN_MACRO, I1 },
5fce5ddf 145{"alnv.ps", "D,V,T,s", 0x4c00001e, 0xfc00003f, WR_D|RD_S|RD_T|FP_D, I5},
252b5132
RH		 146{"and", "d,v,t", 0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
147{"and", "t,r,I", 0, (int) M_AND_I, INSN_MACRO, I1 },
148{"andi", "t,r,i", 0x30000000, 0xfc000000, WR_t|RD_s, I1 },
149/* b is at the top of the table. */
150/* bal is at the top of the table. */
151{"bc0f", "p", 0x41000000, 0xffff0000, CBD|RD_CC, I1 },
152{"bc0fl", "p", 0x41020000, 0xffff0000, CBL|RD_CC, I2|T3 },
c156a9fd
NC		 153{"bc1f", "p", 0x45000000, 0xffff0000, CBD|RD_CC|FP_S, I1|M1 },
154{"bc1f", "N,p", 0x45000000, 0xffe30000, CBD|RD_CC|FP_S, I4|M1 },
155{"bc1fl", "p", 0x45020000, 0xffff0000, CBL|RD_CC|FP_S, I2|T3|M1},
156{"bc1fl", "N,p", 0x45020000, 0xffe30000, CBL|RD_CC|FP_S, I4|M1 },
252b5132
RH		 157{"bc2f", "p", 0x49000000, 0xffff0000, CBD|RD_CC, I1 },
158{"bc2fl", "p", 0x49020000, 0xffff0000, CBL|RD_CC, I2|T3 },
159{"bc3f", "p", 0x4d000000, 0xffff0000, CBD|RD_CC, I1 },
160{"bc3fl", "p", 0x4d020000, 0xffff0000, CBL|RD_CC, I2|T3 },
161{"bc0t", "p", 0x41010000, 0xffff0000, CBD|RD_CC, I1 },
162{"bc0tl", "p", 0x41030000, 0xffff0000, CBL|RD_CC, I2|T3 },
163{"bc1t", "p", 0x45010000, 0xffff0000, CBD|RD_CC|FP_S, I1 },
c1485d85 164{"bc1t", "N,p", 0x45010000, 0xffe30000, CBD|RD_CC|FP_S, I4|M1 },
252b5132 165{"bc1tl", "p", 0x45030000, 0xffff0000, CBL|RD_CC|FP_S, I2|T3 },
c1485d85 166{"bc1tl", "N,p", 0x45030000, 0xffe30000, CBL|RD_CC|FP_S, I4|M1 },
252b5132
RH		 167{"bc2t", "p", 0x49010000, 0xffff0000, CBD|RD_CC, I1 },
168{"bc2tl", "p", 0x49030000, 0xffff0000, CBL|RD_CC, I2|T3 },
169{"bc3t", "p", 0x4d010000, 0xffff0000, CBD|RD_CC, I1 },
170{"bc3tl", "p", 0x4d030000, 0xffff0000, CBL|RD_CC, I2|T3 },
171{"beqz", "s,p", 0x10000000, 0xfc1f0000, CBD|RD_s, I1 },
172{"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
173{"beq", "s,t,p", 0x10000000, 0xfc000000, CBD|RD_s|RD_t, I1 },
174{"beq", "s,I,p", 0, (int) M_BEQ_I, INSN_MACRO, I1 },
175{"beql", "s,t,p", 0x50000000, 0xfc000000, CBL|RD_s|RD_t, I2|T3 },
176{"beql", "s,I,p", 0, (int) M_BEQL_I, INSN_MACRO, I2 },
177{"bge", "s,t,p", 0, (int) M_BGE, INSN_MACRO, I1 },
178{"bge", "s,I,p", 0, (int) M_BGE_I, INSN_MACRO, I1 },
179{"bgel", "s,t,p", 0, (int) M_BGEL, INSN_MACRO, I2 },
180{"bgel", "s,I,p", 0, (int) M_BGEL_I, INSN_MACRO, I2 },
181{"bgeu", "s,t,p", 0, (int) M_BGEU, INSN_MACRO, I1 },
182{"bgeu", "s,I,p", 0, (int) M_BGEU_I, INSN_MACRO, I1 },
183{"bgeul", "s,t,p", 0, (int) M_BGEUL, INSN_MACRO, I2 },
184{"bgeul", "s,I,p", 0, (int) M_BGEUL_I, INSN_MACRO, I2 },
185{"bgez", "s,p", 0x04010000, 0xfc1f0000, CBD|RD_s, I1 },
186{"bgezl", "s,p", 0x04030000, 0xfc1f0000, CBL|RD_s, I2|T3 },
187{"bgezal", "s,p", 0x04110000, 0xfc1f0000, CBD|RD_s|WR_31, I1 },
188{"bgezall", "s,p", 0x04130000, 0xfc1f0000, CBL|RD_s, I2|T3 },
189{"bgt", "s,t,p", 0, (int) M_BGT, INSN_MACRO, I1 },
190{"bgt", "s,I,p", 0, (int) M_BGT_I, INSN_MACRO, I1 },
191{"bgtl", "s,t,p", 0, (int) M_BGTL, INSN_MACRO, I2 },
192{"bgtl", "s,I,p", 0, (int) M_BGTL_I, INSN_MACRO, I2 },
193{"bgtu", "s,t,p", 0, (int) M_BGTU, INSN_MACRO, I1 },
194{"bgtu", "s,I,p", 0, (int) M_BGTU_I, INSN_MACRO, I1 },
195{"bgtul", "s,t,p", 0, (int) M_BGTUL, INSN_MACRO, I2 },
196{"bgtul", "s,I,p", 0, (int) M_BGTUL_I, INSN_MACRO, I2 },
197{"bgtz", "s,p", 0x1c000000, 0xfc1f0000, CBD|RD_s, I1 },
198{"bgtzl", "s,p", 0x5c000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
199{"ble", "s,t,p", 0, (int) M_BLE, INSN_MACRO, I1 },
200{"ble", "s,I,p", 0, (int) M_BLE_I, INSN_MACRO, I1 },
201{"blel", "s,t,p", 0, (int) M_BLEL, INSN_MACRO, I2 },
202{"blel", "s,I,p", 0, (int) M_BLEL_I, INSN_MACRO, I2 },
203{"bleu", "s,t,p", 0, (int) M_BLEU, INSN_MACRO, I1 },
204{"bleu", "s,I,p", 0, (int) M_BLEU_I, INSN_MACRO, I1 },
205{"bleul", "s,t,p", 0, (int) M_BLEUL, INSN_MACRO, I2 },
206{"bleul", "s,I,p", 0, (int) M_BLEUL_I, INSN_MACRO, I2 },
207{"blez", "s,p", 0x18000000, 0xfc1f0000, CBD|RD_s, I1 },
208{"blezl", "s,p", 0x58000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
209{"blt", "s,t,p", 0, (int) M_BLT, INSN_MACRO, I1 },
210{"blt", "s,I,p", 0, (int) M_BLT_I, INSN_MACRO, I1 },
211{"bltl", "s,t,p", 0, (int) M_BLTL, INSN_MACRO, I2 },
212{"bltl", "s,I,p", 0, (int) M_BLTL_I, INSN_MACRO, I2 },
213{"bltu", "s,t,p", 0, (int) M_BLTU, INSN_MACRO, I1 },
214{"bltu", "s,I,p", 0, (int) M_BLTU_I, INSN_MACRO, I1 },
215{"bltul", "s,t,p", 0, (int) M_BLTUL, INSN_MACRO, I2 },
216{"bltul", "s,I,p", 0, (int) M_BLTUL_I, INSN_MACRO, I2 },
217{"bltz", "s,p", 0x04000000, 0xfc1f0000, CBD|RD_s, I1 },
218{"bltzl", "s,p", 0x04020000, 0xfc1f0000, CBL|RD_s, I2|T3 },
219{"bltzal", "s,p", 0x04100000, 0xfc1f0000, CBD|RD_s|WR_31, I1 },
220{"bltzall", "s,p", 0x04120000, 0xfc1f0000, CBL|RD_s, I2|T3 },
221{"bnez", "s,p", 0x14000000, 0xfc1f0000, CBD|RD_s, I1 },
222{"bnezl", "s,p", 0x54000000, 0xfc1f0000, CBL|RD_s, I2|T3 },
223{"bne", "s,t,p", 0x14000000, 0xfc000000, CBD|RD_s|RD_t, I1 },
224{"bne", "s,I,p", 0, (int) M_BNE_I, INSN_MACRO, I1 },
225{"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL|RD_s|RD_t, I2|T3 },
226{"bnel", "s,I,p", 0, (int) M_BNEL_I, INSN_MACRO, I2 },
227{"break", "", 0x0000000d, 0xffffffff, TRAP, I1 },
e7af610e 228{"break", "B", 0x0000000d, 0xfc00003f, TRAP, I32 },
252b5132
RH		 229{"break", "c", 0x0000000d, 0xfc00ffff, TRAP, I1 },
230{"break", "c,q", 0x0000000d, 0xfc00003f, TRAP, I1 },
231{"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 232{"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 233{"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 234{"c.f.s", "M,S,T", 0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 235{"c.f.ps", "S,T", 0x46c00030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
236{"c.f.ps", "M,S,T", 0x46c00030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 237{"c.un.d", "S,T", 0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 238{"c.un.d", "M,S,T", 0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 239{"c.un.s", "S,T", 0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 240{"c.un.s", "M,S,T", 0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 241{"c.un.ps", "S,T", 0x46c00031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
242{"c.un.ps", "M,S,T", 0x46c00031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 243{"c.eq.d", "S,T", 0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 244{"c.eq.d", "M,S,T", 0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 245{"c.eq.s", "S,T", 0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 246{"c.eq.s", "M,S,T", 0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 247{"c.eq.ps", "S,T", 0x46c00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
248{"c.eq.ps", "M,S,T", 0x46c00032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 249{"c.ueq.d", "S,T", 0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 250{"c.ueq.d", "M,S,T", 0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 251{"c.ueq.s", "S,T", 0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 252{"c.ueq.s", "M,S,T", 0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 253{"c.ueq.ps","S,T", 0x46c00033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
254{"c.ueq.ps","M,S,T", 0x46c00033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
c156a9fd 255{"c.lt.s", "S,T", 0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 256{"c.lt.s", "M,S,T", 0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
252b5132 257{"c.olt.d", "S,T", 0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 258{"c.olt.d", "M,S,T", 0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 259{"c.olt.s", "S,T", 0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 260{"c.olt.s", "M,S,T", 0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 261{"c.olt.ps","S,T", 0x46c00034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
262{"c.olt.ps","M,S,T", 0x46c00034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 263{"c.ult.d", "S,T", 0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 264{"c.ult.d", "M,S,T", 0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 265{"c.ult.s", "S,T", 0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 266{"c.ult.s", "M,S,T", 0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 267{"c.ult.ps","S,T", 0x46c00035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
268{"c.ult.ps","M,S,T", 0x46c00035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
c156a9fd 269{"c.le.s", "S,T", 0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 270{"c.le.s", "M,S,T", 0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
252b5132 271{"c.ole.d", "S,T", 0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 272{"c.ole.d", "M,S,T", 0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 273{"c.ole.s", "S,T", 0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 274{"c.ole.s", "M,S,T", 0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 275{"c.ole.ps","S,T", 0x46c00036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
276{"c.ole.ps","M,S,T", 0x46c00036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 277{"c.ule.d", "S,T", 0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 278{"c.ule.d", "M,S,T", 0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 279{"c.ule.s", "S,T", 0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 280{"c.ule.s", "M,S,T", 0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 281{"c.ule.ps","S,T", 0x46c00037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
282{"c.ule.ps","M,S,T", 0x46c00037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 283{"c.sf.d", "S,T", 0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 284{"c.sf.d", "M,S,T", 0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 285{"c.sf.s", "S,T", 0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 286{"c.sf.s", "M,S,T", 0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 287{"c.sf.ps", "S,T", 0x46c00038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
288{"c.sf.ps", "M,S,T", 0x46c00038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 289{"c.ngle.d","S,T", 0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 290{"c.ngle.d","M,S,T", 0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 291{"c.ngle.s","S,T", 0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 292{"c.ngle.s","M,S,T", 0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 293{"c.ngle.ps","S,T", 0x46c00039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
294{"c.ngle.ps","M,S,T", 0x46c00039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 295{"c.seq.d", "S,T", 0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 296{"c.seq.d", "M,S,T", 0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 297{"c.seq.s", "S,T", 0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 298{"c.seq.s", "M,S,T", 0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 299{"c.seq.ps","S,T", 0x46c0003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
300{"c.seq.ps","M,S,T", 0x46c0003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 301{"c.ngl.d", "S,T", 0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 302{"c.ngl.d", "M,S,T", 0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 303{"c.ngl.s", "S,T", 0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 304{"c.ngl.s", "M,S,T", 0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 305{"c.ngl.ps","S,T", 0x46c0003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
306{"c.ngl.ps","M,S,T", 0x46c0003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 307{"c.lt.d", "S,T", 0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 308{"c.lt.d", "M,S,T", 0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
5fce5ddf
GRK		 309{"c.lt.ps", "S,T", 0x46c0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
310{"c.lt.ps", "M,S,T", 0x46c0003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 311{"c.nge.d", "S,T", 0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 312{"c.nge.d", "M,S,T", 0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 313{"c.nge.s", "S,T", 0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 314{"c.nge.s", "M,S,T", 0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 315{"c.nge.ps","S,T", 0x46c0003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
316{"c.nge.ps","M,S,T", 0x46c0003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 317{"c.le.d", "S,T", 0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 318{"c.le.d", "M,S,T", 0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
5fce5ddf
GRK		 319{"c.le.ps", "S,T", 0x46c0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
320{"c.le.ps", "M,S,T", 0x46c0003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
252b5132 321{"c.ngt.d", "S,T", 0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I1 },
c1485d85 322{"c.ngt.d", "M,S,T", 0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I4|M1 },
252b5132 323{"c.ngt.s", "S,T", 0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, I1 },
c1485d85 324{"c.ngt.s", "M,S,T", 0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, I4|M1 },
5fce5ddf
GRK		 325{"c.ngt.ps","S,T", 0x46c0003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, I5 },
326{"c.ngt.ps","M,S,T", 0x46c0003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, I5 },
e7af610e 327{"cache", "k,o(b)", 0xbc000000, 0xfc000000, RD_b, I3|T3|M1|I32 },
252b5132
RH		 328{"ceil.l.d", "D,S", 0x4620000a, 0xffff003f, WR_D|RD_S|FP_D, I3 },
329{"ceil.l.s", "D,S", 0x4600000a, 0xffff003f, WR_D|RD_S|FP_S, I3 },
330{"ceil.w.d", "D,S", 0x4620000e, 0xffff003f, WR_D|RD_S|FP_D, I2 },
331{"ceil.w.s", "D,S", 0x4600000e, 0xffff003f, WR_D|RD_S|FP_S, I2 },
332{"cfc0", "t,G", 0x40400000, 0xffe007ff, LCD|WR_t|RD_C0, I1 },
333{"cfc1", "t,G", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, I1 },
334{"cfc1", "t,S", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, I1 },
335{"cfc2", "t,G", 0x48400000, 0xffe007ff, LCD|WR_t|RD_C2, I1 },
336{"cfc3", "t,G", 0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3, I1 },
e7af610e
NC		 337{"clo", "U,s", 0x70000021, 0xfc0007ff, WR_d|RD_s, I32 },
338{"clz", "U,s", 0x70000020, 0xfc0007ff, WR_d|RD_s, I32 },
252b5132
RH		 339{"ctc0", "t,G", 0x40c00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
340{"ctc1", "t,G", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, I1 },
341{"ctc1", "t,S", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, I1 },
342{"ctc2", "t,G", 0x48c00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
343{"ctc3", "t,G", 0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC, I1 },
344{"cvt.d.l", "D,S", 0x46a00021, 0xffff003f, WR_D|RD_S|FP_D, I3 },
345{"cvt.d.s", "D,S", 0x46000021, 0xffff003f, WR_D|RD_S|FP_D|FP_S, I1 },
346{"cvt.d.w", "D,S", 0x46800021, 0xffff003f, WR_D|RD_S|FP_D, I1 },
347{"cvt.l.d", "D,S", 0x46200025, 0xffff003f, WR_D|RD_S|FP_D, I3 },
348{"cvt.l.s", "D,S", 0x46000025, 0xffff003f, WR_D|RD_S|FP_S, I3 },
349{"cvt.s.l", "D,S", 0x46a00020, 0xffff003f, WR_D|RD_S|FP_S, I3 },
350{"cvt.s.d", "D,S", 0x46200020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I1 },
351{"cvt.s.w", "D,S", 0x46800020, 0xffff003f, WR_D|RD_S|FP_S, I1 },
5fce5ddf
GRK		 352{"cvt.s.pl","D,S", 0x46c00028, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I5 },
353{"cvt.s.pu","D,S", 0x46c00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, I5 },
252b5132
RH		 354{"cvt.w.d", "D,S", 0x46200024, 0xffff003f, WR_D|RD_S|FP_D, I1 },
355{"cvt.w.s", "D,S", 0x46000024, 0xffff003f, WR_D|RD_S|FP_S, I1 },
5fce5ddf 356{"cvt.ps.s","D,V,T", 0x46000026, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
252b5132
RH		 357{"dabs", "d,v", 0, (int) M_DABS, INSN_MACRO, I3 },
358{"dadd", "d,v,t", 0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
359{"dadd", "t,r,I", 0, (int) M_DADD_I, INSN_MACRO, I3 },
360{"daddi", "t,r,j", 0x60000000, 0xfc000000, WR_t|RD_s, I3 },
361{"daddiu", "t,r,j", 0x64000000, 0xfc000000, WR_t|RD_s, I3 },
362{"daddu", "d,v,t", 0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
363{"daddu", "t,r,I", 0, (int) M_DADDU_I, INSN_MACRO, I3 },
364/* dctr and dctw are used on the r5000. */
365{"dctr", "o(b)", 0xbc050000, 0xfc1f0000, RD_b, I3 },
366{"dctw", "o(b)", 0xbc090000, 0xfc1f0000, RD_b, I3 },
e7af610e 367{"deret", "", 0x4200001f, 0xffffffff, 0, G2|M1|I32 },
252b5132
RH		 368/* For ddiv, see the comments about div. */
369{"ddiv", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
370{"ddiv", "d,v,t", 0, (int) M_DDIV_3, INSN_MACRO, I3 },
371{"ddiv", "d,v,I", 0, (int) M_DDIV_3I, INSN_MACRO, I3 },
372/* For ddivu, see the comments about div. */
373{"ddivu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
374{"ddivu", "d,v,t", 0, (int) M_DDIVU_3, INSN_MACRO, I3 },
375{"ddivu", "d,v,I", 0, (int) M_DDIVU_3I, INSN_MACRO, I3 },
376/* The MIPS assembler treats the div opcode with two operands as
377 though the first operand appeared twice (the first operand is both
378 a source and a destination). To get the div machine instruction,
379 you must use an explicit destination of $0. */
380{"div", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
381{"div", "z,t", 0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
382{"div", "d,v,t", 0, (int) M_DIV_3, INSN_MACRO, I1 },
383{"div", "d,v,I", 0, (int) M_DIV_3I, INSN_MACRO, I1 },
384{"div.d", "D,V,T", 0x46200003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
385{"div.s", "D,V,T", 0x46000003, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
386/* For divu, see the comments about div. */
387{"divu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
388{"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
389{"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, I1 },
390{"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, I1 },
6e3708af 391{"dla", "t,o(b)", 0x64000000, 0xfc000000, WR_t|RD_s, I3 }, /* daddiu */
252b5132
RH		 392{"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, I3 },
393{"dli", "t,j", 0x24000000, 0xffe00000, WR_t, I3 }, /* addiu */
394{"dli", "t,i", 0x34000000, 0xffe00000, WR_t, I3 }, /* ori */
395{"dli", "t,I", 0, (int) M_DLI, INSN_MACRO, I3 },
396
397{"dmadd16", "s,t", 0x00000029, 0xfc00ffff, RD_s|RD_t|WR_LO|RD_LO, V1 },
398{"dmfc0", "t,G", 0x40200000, 0xffe007ff, LCD|WR_t|RD_C0, I3 },
399{"dmtc0", "t,G", 0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, I3 },
400{"dmfc1", "t,S", 0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I3 },
401{"dmtc1", "t,S", 0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I3 },
402{"dmfc2", "t,S", 0x48200000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I3 },
403{"dmtc2", "t,S", 0x48a00000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I3 },
404{"dmul", "d,v,t", 0, (int) M_DMUL, INSN_MACRO, I3 },
405{"dmul", "d,v,I", 0, (int) M_DMUL_I, INSN_MACRO, I3 },
406{"dmulo", "d,v,t", 0, (int) M_DMULO, INSN_MACRO, I3 },
407{"dmulo", "d,v,I", 0, (int) M_DMULO_I, INSN_MACRO, I3 },
408{"dmulou", "d,v,t", 0, (int) M_DMULOU, INSN_MACRO, I3 },
409{"dmulou", "d,v,I", 0, (int) M_DMULOU_I, INSN_MACRO, I3 },
410{"dmult", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3},
411{"dmultu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3},
412{"dneg", "d,w", 0x0000002e, 0xffe007ff, WR_d|RD_t, I3 }, /* dsub 0 */
413{"dnegu", "d,w", 0x0000002f, 0xffe007ff, WR_d|RD_t, I3 }, /* dsubu 0*/
414{"drem", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
415{"drem", "d,v,t", 3, (int) M_DREM_3, INSN_MACRO, I3 },
416{"drem", "d,v,I", 3, (int) M_DREM_3I, INSN_MACRO, I3 },
417{"dremu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I3 },
418{"dremu", "d,v,t", 3, (int) M_DREMU_3, INSN_MACRO, I3 },
419{"dremu", "d,v,I", 3, (int) M_DREMU_3I, INSN_MACRO, I3 },
420{"dsllv", "d,t,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
421{"dsll32", "d,w,<", 0x0000003c, 0xffe0003f, WR_d|RD_t, I3 },
422{"dsll", "d,w,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsllv */
423{"dsll", "d,w,>", 0x0000003c, 0xffe0003f, WR_d|RD_t, I3 }, /* dsll32 */
424{"dsll", "d,w,<", 0x00000038, 0xffe0003f, WR_d|RD_t, I3 },
425{"dsrav", "d,t,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
426{"dsra32", "d,w,<", 0x0000003f, 0xffe0003f, WR_d|RD_t, I3 },
427{"dsra", "d,w,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsrav */
428{"dsra", "d,w,>", 0x0000003f, 0xffe0003f, WR_d|RD_t, I3 }, /* dsra32 */
429{"dsra", "d,w,<", 0x0000003b, 0xffe0003f, WR_d|RD_t, I3 },
430{"dsrlv", "d,t,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, I3 },
431{"dsrl32", "d,w,<", 0x0000003e, 0xffe0003f, WR_d|RD_t, I3 },
432{"dsrl", "d,w,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, I3 }, /* dsrlv */
433{"dsrl", "d,w,>", 0x0000003e, 0xffe0003f, WR_d|RD_t, I3 }, /* dsrl32 */
434{"dsrl", "d,w,<", 0x0000003a, 0xffe0003f, WR_d|RD_t, I3 },
435{"dsub", "d,v,t", 0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
436{"dsub", "d,v,I", 0, (int) M_DSUB_I, INSN_MACRO, I3 },
437{"dsubu", "d,v,t", 0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t, I3 },
438{"dsubu", "d,v,I", 0, (int) M_DSUBU_I, INSN_MACRO, I3 },
e7af610e 439{"eret", "", 0x42000018, 0xffffffff, 0, I3|M1|I32},
252b5132
RH		 440{"floor.l.d", "D,S", 0x4620000b, 0xffff003f, WR_D|RD_S|FP_D, I3 },
441{"floor.l.s", "D,S", 0x4600000b, 0xffff003f, WR_D|RD_S|FP_S, I3 },
442{"floor.w.d", "D,S", 0x4620000f, 0xffff003f, WR_D|RD_S|FP_D, I2 },
443{"floor.w.s", "D,S", 0x4600000f, 0xffff003f, WR_D|RD_S|FP_S, I2 },
444{"flushi", "", 0xbc010000, 0xffffffff, 0, L1 },
445{"flushd", "", 0xbc020000, 0xffffffff, 0, L1 },
446{"flushid", "", 0xbc030000, 0xffffffff, 0, L1 },
447{"hibernate","", 0x42000023, 0xffffffff, 0, V1 },
448{"jr", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, I1 },
449{"j", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, I1 }, /* jr */
450/* SVR4 PIC code requires special handling for j, so it must be a
451 macro. */
452{"j", "a", 0, (int) M_J_A, INSN_MACRO, I1 },
453/* This form of j is used by the disassembler and internally by the
454 assembler, but will never match user input (because the line above
455 will match first). */
456{"j", "a", 0x08000000, 0xfc000000, UBD, I1 },
457{"jalr", "s", 0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d, I1 },
458{"jalr", "d,s", 0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d, I1 },
459/* SVR4 PIC code requires special handling for jal, so it must be a
460 macro. */
461{"jal", "d,s", 0, (int) M_JAL_2, INSN_MACRO, I1 },
462{"jal", "s", 0, (int) M_JAL_1, INSN_MACRO, I1 },
463{"jal", "a", 0, (int) M_JAL_A, INSN_MACRO, I1 },
464/* This form of jal is used by the disassembler and internally by the
465 assembler, but will never match user input (because the line above
466 will match first). */
467{"jal", "a", 0x0c000000, 0xfc000000, UBD|WR_31, I1 },
468 /* jalx really should only be avaliable if mips16 is available,
469 but for now make it I1. */
470{"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31, I1 },
6e3708af 471{"la", "t,o(b)", 0x24000000, 0xfc000000, WR_t|RD_s, I1 }, /* addiu */
252b5132
RH		 472{"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, I1 },
473{"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
474{"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, I1 },
475{"lbu", "t,o(b)", 0x90000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
476{"lbu", "t,A(b)", 0, (int) M_LBU_AB, INSN_MACRO, I1 },
477{"ld", "t,o(b)", 0xdc000000, 0xfc000000, WR_t|RD_b, I3 },
478{"ld", "t,o(b)", 0, (int) M_LD_OB, INSN_MACRO, I1 },
479{"ld", "t,A(b)", 0, (int) M_LD_AB, INSN_MACRO, I1 },
480{"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 },
481{"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 },
482{"ldc1", "T,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, I2 },
483{"ldc1", "E,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, I2 },
484{"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, I2 }, /* ldc1 */
485{"l.d", "T,o(b)", 0, (int) M_L_DOB, INSN_MACRO, I1 },
486{"l.d", "T,A(b)", 0, (int) M_L_DAB, INSN_MACRO, I1 },
487{"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD|RD_b|WR_CC, I2 },
488{"ldc2", "E,A(b)", 0, (int) M_LDC2_AB, INSN_MACRO, I2 },
489{"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD|RD_b|WR_CC, I2 },
490{"ldc3", "E,A(b)", 0, (int) M_LDC3_AB, INSN_MACRO, I2 },
491{"ldl", "t,o(b)", 0x68000000, 0xfc000000, LDD|WR_t|RD_b, I3 },
492{"ldl", "t,A(b)", 0, (int) M_LDL_AB, INSN_MACRO, I3 },
493{"ldr", "t,o(b)", 0x6c000000, 0xfc000000, LDD|WR_t|RD_b, I3 },
494{"ldr", "t,A(b)", 0, (int) M_LDR_AB, INSN_MACRO, I3 },
495{"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I4 },
496{"lh", "t,o(b)", 0x84000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
497{"lh", "t,A(b)", 0, (int) M_LH_AB, INSN_MACRO, I1 },
498{"lhu", "t,o(b)", 0x94000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
499{"lhu", "t,A(b)", 0, (int) M_LHU_AB, INSN_MACRO, I1 },
500/* li is at the start of the table. */
501{"li.d", "t,F", 0, (int) M_LI_D, INSN_MACRO, I1 },
502{"li.d", "T,L", 0, (int) M_LI_DD, INSN_MACRO, I1 },
503{"li.s", "t,f", 0, (int) M_LI_S, INSN_MACRO, I1 },
504{"li.s", "T,l", 0, (int) M_LI_SS, INSN_MACRO, I1 },
505{"ll", "t,o(b)", 0xc0000000, 0xfc000000, LDD|RD_b|WR_t, I2 },
506{"ll", "t,A(b)", 0, (int) M_LL_AB, INSN_MACRO, I2 },
507{"lld", "t,o(b)", 0xd0000000, 0xfc000000, LDD|RD_b|WR_t, I3 },
508{"lld", "t,A(b)", 0, (int) M_LLD_AB, INSN_MACRO, I3 },
509{"lui", "t,u", 0x3c000000, 0xffe00000, WR_t, I1 },
5fce5ddf 510{"luxc1", "D,t(b)", 0x4c000005, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I5 },
252b5132
RH		 511{"lw", "t,o(b)", 0x8c000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
512{"lw", "t,A(b)", 0, (int) M_LW_AB, INSN_MACRO, I1 },
513{"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
514{"lwc0", "E,A(b)", 0, (int) M_LWC0_AB, INSN_MACRO, I1 },
515{"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 },
516{"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 },
517{"lwc1", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
518{"lwc1", "E,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
519{"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, I1 }, /* lwc1 */
520{"l.s", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, I1 },
521{"lwc2", "E,o(b)", 0xc8000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
522{"lwc2", "E,A(b)", 0, (int) M_LWC2_AB, INSN_MACRO, I1 },
523{"lwc3", "E,o(b)", 0xcc000000, 0xfc000000, CLD|RD_b|WR_CC, I1 },
524{"lwc3", "E,A(b)", 0, (int) M_LWC3_AB, INSN_MACRO, I1 },
525{"lwl", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
526{"lwl", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, I1 },
527{"lcache", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, I2 }, /* same */
528{"lcache", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, I2 }, /* as lwl */
529{"lwr", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
530{"lwr", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, I1 },
531{"flush", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, I2 }, /* same */
532{"flush", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, I2 }, /* as lwr */
533{"lwu", "t,o(b)", 0x9c000000, 0xfc000000, LDD|RD_b|WR_t, I3 },
534{"lwu", "t,A(b)", 0, (int) M_LWU_AB, INSN_MACRO, I3 },
535{"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b, I4 },
e7af610e
NC		 536{"mad", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P3|I32 },
537{"madu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, P3|I32 },
252b5132
RH		 538{"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
539{"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
5fce5ddf 540{"madd.ps", "D,R,S,T", 0x4c000026, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
252b5132 541{"madd", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, L1 },
e7af610e 542{"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, I32 },
c156a9fd 543{"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, G1|M1 },
252b5132
RH		 544{"madd", "d,s,t", 0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1 },
545{"maddu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, L1 },
e7af610e 546{"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, I32 },
c156a9fd 547{"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, G1|M1},
252b5132
RH		 548{"maddu", "d,s,t", 0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
549{"madd16", "s,t", 0x00000028, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, V1 },
550{"mfc0", "t,G", 0x40000000, 0xffe007ff, LCD|WR_t|RD_C0, I1 },
e7af610e 551{"mfc0", "t,G,H", 0x40000000, 0xffe007f8, LCD|WR_t|RD_C0, I32 },
c1485d85
NC		 552{"mfc1", "t,S", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I1},
553{"mfc1", "t,G", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, I1},
e7af610e 554{"mfc1", "t,G,H", 0x44000000, 0xffe007f8, LCD|WR_t|RD_S|FP_S, I32},
252b5132 555{"mfc2", "t,G", 0x48000000, 0xffe007ff, LCD|WR_t|RD_C2, I1 },
e7af610e 556{"mfc2", "t,G,H", 0x48000000, 0xffe007f8, LCD|WR_t|RD_C2, I32 },
252b5132 557{"mfc3", "t,G", 0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3, I1 },
e7af610e 558{"mfc3", "t,G,H", 0x4c000000, 0xffe007f8, LCD|WR_t|RD_C3, I32 },
252b5132
RH		 559{"mfhi", "d", 0x00000010, 0xffff07ff, WR_d|RD_HI, I1 },
560{"mflo", "d", 0x00000012, 0xffff07ff, WR_d|RD_LO, I1 },
561{"mov.d", "D,S", 0x46200006, 0xffff003f, WR_D|RD_S|FP_D, I1 },
562{"mov.s", "D,S", 0x46000006, 0xffff003f, WR_D|RD_S|FP_S, I1 },
5fce5ddf 563{"mov.ps", "D,S", 0x46c00006, 0xffff003f, WR_D|RD_S|FP_D, I5 },
c156a9fd
NC		 564{"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_D|FP_S, I4|M1},
565{"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I4|M1 },
566{"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, I4|M1 },
5fce5ddf 567{"movf.ps", "D,S,N", 0x46c00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I5 },
e7af610e 568{"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t, I4|M1|I32 },
252b5132 569{"ffc", "d,v", 0x0000000b, 0xfc1f07ff, WR_d|RD_s,L1 },
c156a9fd
NC		 570{"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, I4|M1 },
571{"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, I4|M1 },
572{"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC, I4|M1 },
573{"movt.d", "D,S,N", 0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I4|M1 },
574{"movt.s", "D,S,N", 0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, I4|M1 },
5fce5ddf 575{"movt.ps", "D,S,N", 0x46c10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, I5},
e7af610e 576{"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t, I4|M1|I32 },
252b5132 577{"ffs", "d,v", 0x0000000a, 0xfc1f07ff, WR_d|RD_s,L1 },
c156a9fd
NC		 578{"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, I4|M1 },
579{"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, I4|M1 },
252b5132
RH		 580/* move is at the top of the table. */
581{"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
582{"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
5fce5ddf 583{"msub.ps", "D,R,S,T", 0x4c00002e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
252b5132 584{"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 },
e7af610e 585{"msub", "s,t", 0x70000004, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, I32 },
252b5132 586{"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO,L1 },
e7af610e 587{"msubu", "s,t", 0x70000005, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|RD_HI|RD_LO, I32 },
252b5132 588{"mtc0", "t,G", 0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, I1 },
e7af610e 589{"mtc0", "t,G,H", 0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, I32 },
252b5132
RH		 590{"mtc1", "t,S", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I1 },
591{"mtc1", "t,G", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, I1 },
e7af610e 592{"mtc1", "t,G,H", 0x44800000, 0xffe007f8, COD|RD_t|WR_S|FP_S, I32 },
252b5132 593{"mtc2", "t,G", 0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC, I1 },
e7af610e 594{"mtc2", "t,G,H", 0x48800000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC, I32 },
252b5132 595{"mtc3", "t,G", 0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC, I1 },
e7af610e 596{"mtc3", "t,G,H", 0x4c800000, 0xffe007f8, COD|RD_t|WR_C3|WR_CC, I32 },
252b5132
RH		 597{"mthi", "s", 0x00000011, 0xfc1fffff, RD_s|WR_HI, I1 },
598{"mtlo", "s", 0x00000013, 0xfc1fffff, RD_s|WR_LO, I1 },
599{"mul.d", "D,V,T", 0x46200002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
600{"mul.s", "D,V,T", 0x46000002, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
5fce5ddf 601{"mul.ps", "D,V,T", 0x46c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5 },
e7af610e 602{"mul", "d,v,t", 0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HI|WR_LO, P3|I32 },
252b5132
RH		 603{"mul", "d,v,t", 0, (int) M_MUL, INSN_MACRO, I1 },
604{"mul", "d,v,I", 0, (int) M_MUL_I, INSN_MACRO, I1 },
605{"mulo", "d,v,t", 0, (int) M_MULO, INSN_MACRO, I1 },
606{"mulo", "d,v,I", 0, (int) M_MULO_I, INSN_MACRO, I1 },
607{"mulou", "d,v,t", 0, (int) M_MULOU, INSN_MACRO, I1 },
608{"mulou", "d,v,I", 0, (int) M_MULOU_I, INSN_MACRO, I1 },
609{"mult", "s,t", 0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, I1},
610{"mult", "d,s,t", 0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
611{"multu", "s,t", 0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO|IS_M, I1},
612{"multu", "d,s,t", 0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HI|WR_LO|WR_d|IS_M, G1},
613{"neg", "d,w", 0x00000022, 0xffe007ff, WR_d|RD_t, I1 }, /* sub 0 */
614{"negu", "d,w", 0x00000023, 0xffe007ff, WR_d|RD_t, I1 }, /* subu 0 */
615{"neg.d", "D,V", 0x46200007, 0xffff003f, WR_D|RD_S|FP_D, I1 },
616{"neg.s", "D,V", 0x46000007, 0xffff003f, WR_D|RD_S|FP_S, I1 },
5fce5ddf 617{"neg.ps", "D,V", 0x46c00007, 0xffff003f, WR_D|RD_S|FP_D,I5 },
252b5132
RH		 618{"nmadd.d", "D,R,S,T", 0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
619{"nmadd.s", "D,R,S,T", 0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
5fce5ddf 620{"nmadd.ps","D,R,S,T", 0x4c000036, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
252b5132
RH		 621{"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I4 },
622{"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, I4 },
5fce5ddf 623{"nmsub.ps","D,R,S,T", 0x4c00003e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, I5 },
252b5132
RH		 624/* nop is at the start of the table. */
625{"nor", "d,v,t", 0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
626{"nor", "t,r,I", 0, (int) M_NOR_I, INSN_MACRO, I1 },
627{"not", "d,v", 0x00000027, 0xfc1f07ff, WR_d|RD_s|RD_t, I1 },/*nor d,s,0*/
628{"or", "d,v,t", 0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
629{"or", "t,r,I", 0, (int) M_OR_I, INSN_MACRO, I1 },
630{"ori", "t,r,i", 0x34000000, 0xfc000000, WR_t|RD_s, I1 },
631
5fce5ddf
GRK		 632{"pll.ps", "D,V,T", 0x46c0002c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
633{"plu.ps", "D,V,T", 0x46c0002d, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
252b5132 634
4372b673 635/* pref is at the start of the table. */
252b5132
RH		 636{"prefx", "h,t(b)", 0x4c00000f, 0xfc0007ff, RD_b|RD_t, I4 },
637
5fce5ddf
GRK		 638{"pul.ps", "D,V,T", 0x46c0002e, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
639{"puu.ps", "D,V,T", 0x46c0002f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5},
252b5132
RH		 640
641{"recip.d", "D,S", 0x46200015, 0xffff003f, WR_D|RD_S|FP_D, I4 },
642{"recip.s", "D,S", 0x46000015, 0xffff003f, WR_D|RD_S|FP_S, I4 },
643{"rem", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
644{"rem", "d,v,t", 0, (int) M_REM_3, INSN_MACRO, I1 },
645{"rem", "d,v,I", 0, (int) M_REM_3I, INSN_MACRO, I1 },
646{"remu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
647{"remu", "d,v,t", 0, (int) M_REMU_3, INSN_MACRO, I1 },
648{"remu", "d,v,I", 0, (int) M_REMU_3I, INSN_MACRO, I1 },
649{"rfe", "", 0x42000010, 0xffffffff, 0, I1|T3 },
650{"rol", "d,v,t", 0, (int) M_ROL, INSN_MACRO, I1 },
651{"rol", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, I1 },
652{"ror", "d,v,t", 0, (int) M_ROR, INSN_MACRO, I1 },
653{"ror", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO, I1 },
654{"round.l.d", "D,S", 0x46200008, 0xffff003f, WR_D|RD_S|FP_D, I3 },
655{"round.l.s", "D,S", 0x46000008, 0xffff003f, WR_D|RD_S|FP_S, I3 },
656{"round.w.d", "D,S", 0x4620000c, 0xffff003f, WR_D|RD_S|FP_D, I2 },
657{"round.w.s", "D,S", 0x4600000c, 0xffff003f, WR_D|RD_S|FP_S, I2 },
658{"rsqrt.d", "D,S", 0x46200016, 0xffff003f, WR_D|RD_S|FP_D, I4 },
659{"rsqrt.s", "D,S", 0x46000016, 0xffff003f, WR_D|RD_S|FP_S, I4 },
660{"sb", "t,o(b)", 0xa0000000, 0xfc000000, SM|RD_t|RD_b, I1 },
661{"sb", "t,A(b)", 0, (int) M_SB_AB, INSN_MACRO, I1 },
662{"sc", "t,o(b)", 0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, I2 },
663{"sc", "t,A(b)", 0, (int) M_SC_AB, INSN_MACRO, I2 },
664{"scd", "t,o(b)", 0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, I3 },
665{"scd", "t,A(b)", 0, (int) M_SCD_AB, INSN_MACRO, I3 },
666{"sd", "t,o(b)", 0xfc000000, 0xfc000000, SM|RD_t|RD_b, I3 },
667{"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO, I1 },
668{"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO, I1 },
c156a9fd
NC		 669{"sdbbp", "", 0x0000000e, 0xffffffff, TRAP, G2|M1 },
670{"sdbbp", "c", 0x0000000e, 0xfc00ffff, TRAP, G2|M1 },
671{"sdbbp", "c,q", 0x0000000e, 0xfc00003f, TRAP, G2|M1 },
e7af610e 672{"sdbbp", "B", 0x7000003f, 0xfc00003f, TRAP, I32 },
252b5132
RH		 673{"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
674{"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
675{"sdc1", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, I2 },
676{"sdc1", "E,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, I2 },
677{"sdc2", "E,o(b)", 0xf8000000, 0xfc000000, SM|RD_C2|RD_b, I2 },
678{"sdc2", "E,A(b)", 0, (int) M_SDC2_AB, INSN_MACRO, I2 },
679{"sdc3", "E,o(b)", 0xfc000000, 0xfc000000, SM|RD_C3|RD_b, I2 },
680{"sdc3", "E,A(b)", 0, (int) M_SDC3_AB, INSN_MACRO, I2 },
681{"s.d", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, I2 },
682{"s.d", "T,o(b)", 0, (int) M_S_DOB, INSN_MACRO, I1 },
683{"s.d", "T,A(b)", 0, (int) M_S_DAB, INSN_MACRO, I1 },
684{"sdl", "t,o(b)", 0xb0000000, 0xfc000000, SM|RD_t|RD_b, I3 },
685{"sdl", "t,A(b)", 0, (int) M_SDL_AB, INSN_MACRO, I3 },
686{"sdr", "t,o(b)", 0xb4000000, 0xfc000000, SM|RD_t|RD_b, I3 },
687{"sdr", "t,A(b)", 0, (int) M_SDR_AB, INSN_MACRO, I3 },
688{"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I4 },
689{"selsl", "d,v,t", 0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t,L1 },
690{"selsr", "d,v,t", 0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t,L1 },
691{"seq", "d,v,t", 0, (int) M_SEQ, INSN_MACRO, I1 },
692{"seq", "d,v,I", 0, (int) M_SEQ_I, INSN_MACRO, I1 },
693{"sge", "d,v,t", 0, (int) M_SGE, INSN_MACRO, I1 },
694{"sge", "d,v,I", 0, (int) M_SGE_I, INSN_MACRO, I1 },
695{"sgeu", "d,v,t", 0, (int) M_SGEU, INSN_MACRO, I1 },
696{"sgeu", "d,v,I", 0, (int) M_SGEU_I, INSN_MACRO, I1 },
697{"sgt", "d,v,t", 0, (int) M_SGT, INSN_MACRO, I1 },
698{"sgt", "d,v,I", 0, (int) M_SGT_I, INSN_MACRO, I1 },
699{"sgtu", "d,v,t", 0, (int) M_SGTU, INSN_MACRO, I1 },
700{"sgtu", "d,v,I", 0, (int) M_SGTU_I, INSN_MACRO, I1 },
701{"sh", "t,o(b)", 0xa4000000, 0xfc000000, SM|RD_t|RD_b, I1 },
702{"sh", "t,A(b)", 0, (int) M_SH_AB, INSN_MACRO, I1 },
703{"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO, I1 },
704{"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO, I1 },
705{"sleu", "d,v,t", 0, (int) M_SLEU, INSN_MACRO, I1 },
706{"sleu", "d,v,I", 0, (int) M_SLEU_I, INSN_MACRO, I1 },
707{"sllv", "d,t,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
708{"sll", "d,w,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* sllv */
709{"sll", "d,w,<", 0x00000000, 0xffe0003f, WR_d|RD_t, I1 },
710{"slt", "d,v,t", 0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
711{"slt", "d,v,I", 0, (int) M_SLT_I, INSN_MACRO, I1 },
712{"slti", "t,r,j", 0x28000000, 0xfc000000, WR_t|RD_s, I1 },
713{"sltiu", "t,r,j", 0x2c000000, 0xfc000000, WR_t|RD_s, I1 },
714{"sltu", "d,v,t", 0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
715{"sltu", "d,v,I", 0, (int) M_SLTU_I, INSN_MACRO, I1 },
716{"sne", "d,v,t", 0, (int) M_SNE, INSN_MACRO, I1 },
717{"sne", "d,v,I", 0, (int) M_SNE_I, INSN_MACRO, I1 },
718{"sqrt.d", "D,S", 0x46200004, 0xffff003f, WR_D|RD_S|FP_D, I2 },
719{"sqrt.s", "D,S", 0x46000004, 0xffff003f, WR_D|RD_S|FP_S, I2 },
720{"srav", "d,t,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
721{"sra", "d,w,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* srav */
722{"sra", "d,w,<", 0x00000003, 0xffe0003f, WR_d|RD_t, I1 },
723{"srlv", "d,t,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, I1 },
724{"srl", "d,w,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, I1 }, /* srlv */
725{"srl", "d,w,<", 0x00000002, 0xffe0003f, WR_d|RD_t, I1 },
4372b673 726/* ssnop is at the start of the table. */
252b5132
RH		 727{"standby", "", 0x42000021, 0xffffffff, 0, V1 },
728{"sub", "d,v,t", 0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
729{"sub", "d,v,I", 0, (int) M_SUB_I, INSN_MACRO, I1 },
730{"sub.d", "D,V,T", 0x46200001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I1 },
731{"sub.s", "D,V,T", 0x46000001, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, I1 },
5fce5ddf 732{"sub.ps", "D,V,T", 0x46c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, I5 },
252b5132
RH		 733{"subu", "d,v,t", 0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
734{"subu", "d,v,I", 0, (int) M_SUBU_I, INSN_MACRO, I1 },
735{"suspend", "", 0x42000022, 0xffffffff, 0, V1 },
5fce5ddf 736{"suxc1", "S,t(b)", 0x4c00000d, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I5 },
252b5132
RH		 737{"sw", "t,o(b)", 0xac000000, 0xfc000000, SM|RD_t|RD_b, I1 },
738{"sw", "t,A(b)", 0, (int) M_SW_AB, INSN_MACRO, I1 },
739{"swc0", "E,o(b)", 0xe0000000, 0xfc000000, SM|RD_C0|RD_b, I1 },
740{"swc0", "E,A(b)", 0, (int) M_SWC0_AB, INSN_MACRO, I1 },
741{"swc1", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 },
742{"swc1", "E,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 },
743{"swc1", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
744{"swc1", "E,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
745{"s.s", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, I1 }, /* swc1 */
746{"s.s", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, I1 },
747{"swc2", "E,o(b)", 0xe8000000, 0xfc000000, SM|RD_C2|RD_b, I1 },
748{"swc2", "E,A(b)", 0, (int) M_SWC2_AB, INSN_MACRO, I1 },
749{"swc3", "E,o(b)", 0xec000000, 0xfc000000, SM|RD_C3|RD_b, I1 },
750{"swc3", "E,A(b)", 0, (int) M_SWC3_AB, INSN_MACRO, I1 },
751{"swl", "t,o(b)", 0xa8000000, 0xfc000000, SM|RD_t|RD_b, I1 },
752{"swl", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, I1 },
753{"scache", "t,o(b)", 0xa8000000, 0xfc000000, RD_t|RD_b, I2 }, /* same */
754{"scache", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, I2 }, /* as swl */
755{"swr", "t,o(b)", 0xb8000000, 0xfc000000, SM|RD_t|RD_b, I1 },
756{"swr", "t,A(b)", 0, (int) M_SWR_AB, INSN_MACRO, I1 },
757{"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b, I2 }, /* same */
758{"invalidate", "t,A(b)",0, (int) M_SWR_AB, INSN_MACRO, I2 }, /* as swr */
759{"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b, I4 },
760{"sync", "", 0x0000000f, 0xffffffff, INSN_SYNC, I2|G1 },
761{"sync.p", "", 0x0000040f, 0xffffffff, INSN_SYNC, I2 },
762{"sync.l", "", 0x0000000f, 0xffffffff, INSN_SYNC, I2 },
763{"syscall", "", 0x0000000c, 0xffffffff, TRAP, I1 },
764{"syscall", "B", 0x0000000c, 0xfc00003f, TRAP, I1 },
765{"teqi", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, I2 },
766{"teq", "s,t", 0x00000034, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
767{"teq", "s,t,q", 0x00000034, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
768{"teq", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* teqi */
769{"teq", "s,I", 0, (int) M_TEQ_I, INSN_MACRO, I2 },
770{"tgei", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, I2 },
771{"tge", "s,t", 0x00000030, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
772{"tge", "s,t,q", 0x00000030, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
773{"tge", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tgei */
774{"tge", "s,I", 0, (int) M_TGE_I, INSN_MACRO, I2 },
775{"tgeiu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, I2 },
776{"tgeu", "s,t", 0x00000031, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
777{"tgeu", "s,t,q", 0x00000031, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
778{"tgeu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tgeiu */
779{"tgeu", "s,I", 0, (int) M_TGEU_I, INSN_MACRO, I2 },
e7af610e
NC		 780{"tlbp", "", 0x42000008, 0xffffffff, INSN_TLB, I1|M1|I32 },
781{"tlbr", "", 0x42000001, 0xffffffff, INSN_TLB, I1|M1|I32 },
782{"tlbwi", "", 0x42000002, 0xffffffff, INSN_TLB, I1|M1|I32 },
783{"tlbwr", "", 0x42000006, 0xffffffff, INSN_TLB, I1|M1|I32 },
252b5132
RH		 784{"tlti", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, I2 },
785{"tlt", "s,t", 0x00000032, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
786{"tlt", "s,t,q", 0x00000032, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
787{"tlt", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tlti */
788{"tlt", "s,I", 0, (int) M_TLT_I, INSN_MACRO, I2 },
789{"tltiu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, I2 },
790{"tltu", "s,t", 0x00000033, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
791{"tltu", "s,t,q", 0x00000033, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
792{"tltu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tltiu */
793{"tltu", "s,I", 0, (int) M_TLTU_I, INSN_MACRO, I2 },
794{"tnei", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, I2 },
795{"tne", "s,t", 0x00000036, 0xfc00ffff, RD_s|RD_t|TRAP, I2 },
796{"tne", "s,t,q", 0x00000036, 0xfc00003f, RD_s|RD_t|TRAP, I2 },
797{"tne", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, I2 }, /* tnei */
798{"tne", "s,I", 0, (int) M_TNE_I, INSN_MACRO, I2 },
799{"trunc.l.d", "D,S", 0x46200009, 0xffff003f, WR_D|RD_S|FP_D, I3 },
800{"trunc.l.s", "D,S", 0x46000009, 0xffff003f, WR_D|RD_S|FP_S, I3 },
801{"trunc.w.d", "D,S", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_D, I2 },
802{"trunc.w.d", "D,S,x", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_D, I2 },
803{"trunc.w.d", "D,S,t", 0, (int) M_TRUNCWD, INSN_MACRO, I1 },
804{"trunc.w.s", "D,S", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, I2 },
805{"trunc.w.s", "D,S,x", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, I2 },
806{"trunc.w.s", "D,S,t", 0, (int) M_TRUNCWS, INSN_MACRO, I1 },
807{"uld", "t,o(b)", 0, (int) M_ULD, INSN_MACRO, I3 },
808{"uld", "t,A(b)", 0, (int) M_ULD_A, INSN_MACRO, I3 },
809{"ulh", "t,o(b)", 0, (int) M_ULH, INSN_MACRO, I1 },
810{"ulh", "t,A(b)", 0, (int) M_ULH_A, INSN_MACRO, I1 },
811{"ulhu", "t,o(b)", 0, (int) M_ULHU, INSN_MACRO, I1 },
812{"ulhu", "t,A(b)", 0, (int) M_ULHU_A, INSN_MACRO, I1 },
813{"ulw", "t,o(b)", 0, (int) M_ULW, INSN_MACRO, I1 },
814{"ulw", "t,A(b)", 0, (int) M_ULW_A, INSN_MACRO, I1 },
815{"usd", "t,o(b)", 0, (int) M_USD, INSN_MACRO, I3 },
816{"usd", "t,A(b)", 0, (int) M_USD_A, INSN_MACRO, I3 },
817{"ush", "t,o(b)", 0, (int) M_USH, INSN_MACRO, I1 },
818{"ush", "t,A(b)", 0, (int) M_USH_A, INSN_MACRO, I1 },
819{"usw", "t,o(b)", 0, (int) M_USW, INSN_MACRO, I1 },
820{"usw", "t,A(b)", 0, (int) M_USW_A, INSN_MACRO, I1 },
821{"xor", "d,v,t", 0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t, I1 },
822{"xor", "t,r,I", 0, (int) M_XOR_I, INSN_MACRO, I1 },
823{"xori", "t,r,i", 0x38000000, 0xfc000000, WR_t|RD_s, I1 },
e7af610e
NC		 824{"wait", "", 0x42000020, 0xffffffff, TRAP, I3|M1|I32 },
825{"wait", "J", 0x42000020, 0xfe00003f, TRAP, I32 },
252b5132
RH		 826{"waiti", "", 0x42000020, 0xffffffff, TRAP, L1 },
827{"wb", "o(b)", 0xbc040000, 0xfc1f0000, SM|RD_b, L1 },
828/* No hazard protection on coprocessor instructions--they shouldn't
829 change the state of the processor and if they do it's up to the
830 user to put in nops as necessary. These are at the end so that the
831 disasembler recognizes more specific versions first. */
832{"c0", "C", 0x42000000, 0xfe000000, 0, I1 },
833{"c1", "C", 0x46000000, 0xfe000000, 0, I1 },
834{"c2", "C", 0x4a000000, 0xfe000000, 0, I1 },
835{"c3", "C", 0x4e000000, 0xfe000000, 0, I1 },
836{"cop0", "C", 0, (int) M_COP0, INSN_MACRO, I1 },
837{"cop1", "C", 0, (int) M_COP1, INSN_MACRO, I1 },
838{"cop2", "C", 0, (int) M_COP2, INSN_MACRO, I1 },
839{"cop3", "C", 0, (int) M_COP3, INSN_MACRO, I1 },
840
841 /* Conflicts with the 4650's "mul" instruction. Nobody's using the
842 4010 any more, so move this insn out of the way. If the object
843 format gave us more info, we could do this right. */
844{"addciu", "t,r,j", 0x70000000, 0xfc000000, WR_t|RD_s,L1 },
845};
846
847#define MIPS_NUM_OPCODES \
848 ((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0])))
849const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES;
850
851/* const removed from the following to allow for dynamic extensions to the
852 * built-in instruction set. */
853struct mips_opcode *mips_opcodes =
854 (struct mips_opcode *) mips_builtin_opcodes;
855int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
856#undef MIPS_NUM_OPCODES
857
GDB Binutils - Deliverables
This page took 0.120172 seconds and 4 git commands to generate.