Commit | Line | Data |
---|---|---|
c906108c | 1 | /* Generic register read/write. |
7b6bb8da JB |
2 | Copyright (C) 1998, 2007, 2008, 2009, 2010, 2011 |
3 | Free Software Foundation, Inc. | |
c906108c SS |
4 | Contributed by Cygnus Solutions. |
5 | ||
6 | This file is part of GDB, the GNU debugger. | |
7 | ||
8 | This program is free software; you can redistribute it and/or modify | |
9 | it under the terms of the GNU General Public License as published by | |
4744ac1b JB |
10 | the Free Software Foundation; either version 3 of the License, or |
11 | (at your option) any later version. | |
c906108c SS |
12 | |
13 | This program is distributed in the hope that it will be useful, | |
14 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | GNU General Public License for more details. | |
17 | ||
4744ac1b JB |
18 | You should have received a copy of the GNU General Public License |
19 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ | |
c906108c SS |
20 | |
21 | #include "sim-main.h" | |
22 | #include "sim-assert.h" | |
23 | ||
24 | /* Generic implementation of sim_fetch_register for simulators using | |
25 | CPU_REG_FETCH. | |
26 | The contents of BUF are in target byte order. */ | |
27 | /* ??? Obviously the interface needs to be extended to handle multiple | |
28 | cpus. */ | |
29 | ||
30 | int | |
31 | sim_fetch_register (SIM_DESC sd, int rn, unsigned char *buf, int length) | |
32 | { | |
33 | SIM_CPU *cpu = STATE_CPU (sd, 0); | |
34 | ||
35 | SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER); | |
36 | return (* CPU_REG_FETCH (cpu)) (cpu, rn, buf, length); | |
37 | } | |
38 | ||
72f536bd MS |
39 | /* Generic implementation of sim_store_register for simulators using |
40 | CPU_REG_STORE. | |
c906108c SS |
41 | The contents of BUF are in target byte order. */ |
42 | /* ??? Obviously the interface needs to be extended to handle multiple | |
43 | cpus. */ | |
44 | ||
45 | int | |
46 | sim_store_register (SIM_DESC sd, int rn, unsigned char *buf, int length) | |
47 | { | |
48 | SIM_CPU *cpu = STATE_CPU (sd, 0); | |
49 | ||
50 | SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER); | |
51 | return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length); | |
52 | } |