Tue Sep 17 18:46:57 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
[deliverable/binutils-gdb.git] / sim / d10v / ChangeLog
CommitLineData
215ac953
MM
1Sat Sep 14 22:18:43 1996 Michael Meissner <meissner@tiktok.cygnus.com>
2
3 * interp.c (do_2_short): If the instruction encodes jump->ins,
4 don't do the second instruction if the jump succeeds.
5
19d44375
MM
6Fri Sep 13 22:35:19 1996 Michael Meissner <meissner@tiktok.cygnus.com>
7
8 * simops.c (OP_5F00): Use unknown traps to print all GPRs,
9 accumulators, PC, and F0/F1/C flags.
10
65c0d7de
MA
11Thu Sep 12 12:50:11 1996 Mark Alexander <marka@cygnus.com>
12
13 * simops.c (OP_5F00): Fix problems with system calls.
14
a5719092
MM
15Thu Sep 12 12:19:28 1996 Michael Meissner <meissner@tiktok.cygnus.com>
16
17 * simops.c (OP_5F00): Correct tracing information for trap.
18
5ceef1b5
MM
19Wed Sep 11 18:55:50 1996 Michael Meissner <meissner@tiktok.cygnus.com>
20
21 * Makefile.in (CSEARCH): Correctly find opcodes directory.
22
069398aa
MM
23Mon Sep 9 13:27:26 1996 Michael Meissner <meissner@tiktok.cygnus.com>
24
25 * simops.c (trace_output): Properly align accumulator output.
26 (OP_3{0,2,4}00): Properly parenthesize test expression. Add error
27 if shift count is too high.
293c76a3 28 (OP_4E{00,02,04,20,22,40,42}): Make tests agree with book.
60fc5b72
MM
29 (OP_4E09): Make cpfg properly trace the input flags.
30 (op_types): Add OP_FLAG_OUTPUT.
31 (trace_{input,output}): Support OP_FLAG_OUTPUT.
308f64d3
MM
32 (OP_31000000): This ld2w varient is a 16-bit memory reference, not
33 an 8-bit memory reference instruction for tracing purposes.
2254cd90 34 (OP_201): Addi needs to set the carry.
069398aa 35
ea2155e8
MH
36Fri Sep 6 17:56:17 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
37
38 * simops.c (OP_2600, OP_2601): Changed min and max comparisons
39 to use signed register values.
40
87178dbd
MM
41Wed Sep 4 11:35:17 1996 Michael Meissner <meissner@tiktok.cygnus.com>
42
43 * d10v_sim.h (DEBUG_*): Add bit flags for controlling debug
44 output.
45 (_ins_type): New enumeration to specify which container an
46 instruction is in, and whether it is part of a parallel operation.
47 (_state): Add ins_type field.
7eebfc62
MM
48 ({,u}int{8,16,32,64}): Use limits.h to size the appropriate types.
49 (ins_type_counters): Counters for the various instruction types.
50 ({left,right}_nops): Counters for the number of nops in each
51 container.
52 (d10v_debug): New variable to indicate whether debugging is turned
53 on.
54
55 * simops.c: (all functions): Change all #ifdef DEBUG code so that
56 the input and output values can be traced, along with the
57 instruction type. Make the -t option enable tracing.
58 (all functions): Change printf calls to use the printf_filtered
59 function in the callback table.
87178dbd
MM
60
61 * interp.c (_leftright): New enumeration to say whether 2 short
62 instructions are done left first or right first.
63 (do_{long,2_short,parallel}): Indicate in the machine state which
7eebfc62
MM
64 type of instruction this is. Count each of the types of
65 instructions executed.
87178dbd
MM
66 (sim_size): Only print the memory sizes if DEBUG_MEMSIZE debug
67 flag is set.
68 (sim_resume): Pass left/right indication to do_2_short.
7eebfc62
MM
69 (all functions): Change printf calls to use the printf_filtered
70 function in the callback table.
71 (sim_trace): Turn on debug flag if DEBUG was defined, and call
72 sim_resume.
73 (sim_info): Print out statistics on instructions.
74 (sim_{trace,create_inferior}): Eliminate extraneous output unless
75 debugging.
1eaaf305
MM
76 (sim_open): If args == -t and DEBUG was defined, set d10v_debug.
77 Only initialize the hash table the first time sim_open is called.
7eebfc62
MM
78
79 * Makefile.in: Make objects depend on d10v_sim.h.
1eaaf305
MM
80 ({,SIM_}CFLAGS): Include configure dependent switches. Setting
81 CFLAGS does not override host/target defines or SIM_CFLAGS.
82 (CC_FOR_BUILD,gencode): Use CC_FOR_BUILD to compile gencode.
83 (run): By default, the math library is not needed to be linked
84 in.
9b86c7e2 85 ({BFD,LIBIBERTY}_LIB): Define as variables so they can be
1eaaf305 86 overridden.
9b86c7e2
MM
87 (VPATH): Don't set to anything but @srcdir@ to work with non-GNU
88 makes.
89 ({run,callback}.o): Provide explicit paths to their appropriate
90 source directories.
91 (gencode{,.o},d10v-opc.o): Split compilation into creating object
92 and linking. Instead of linking in libopcodes.a, just compile
93 d10v-opc.o directly to handle canadian cross.
94 (CSEARCH): Add opcodes directory.
7eebfc62
MM
95
96 * configure.in (--enable-sim-cflags): New switch to allow user to
97 set the defaults.
1eaaf305 98 (CC_FOR_BUILD): Deal with canadian crosses.
7eebfc62 99 * configure: Regenerate.
87178dbd 100
8719be26
MA
101Wed Sep 04 04:45:34 1996 Mark Alexander <marka@cygnus.com>
102
103 * simops.c: Include correct syscall.h for d10v, not host's.
104 Fix #ifdef SYS_stat.
105
106Tue Sep 3 14:00:04 1996 Michael Meissner <meissner@tiktok.cygnus.com>
107
108 * simops.c (OP_5F00): Wrap all SYS_xxx traps with #ifdef.
109 Add trap 2 to be printf and trap 3 to be putchar.
110
111Wed Aug 28 21:42:34 1996 Mark Alexander <marka@cygnus.com>
112
113 * Makefile.in, d10v_sim.h, interp.c, simops.c: Add support
114 for low-level system calls.
115
d70b4d42
MH
116Wed Aug 28 17:33:19 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
117
118 * Makefile.in, d10v_sim.h, interp.c: Fix byte-order problems.
119
120Mon Aug 26 18:30:28 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
121
122 * d10v_sim.h (SEXT32): Added.
123 * interp.c: Commented out printfs.
124 * simops.c: Fixed error in sb and st2w.
125
126Thu Aug 15 13:30:03 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
127
128 * Makefile.in, d10v_sim.h, interp.c, simops.c: Added remaining
129 DSP instructions. Added modulo addressing.
130
131Sun Aug 11 12:57:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
132
133 * Makefile.in, d10v_sim.h, interp.c, simops.c: Snapshot.
134
4c38885c
MH
135Fri Aug 2 17:44:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
136
137 * d10v_sim.h, simops.c: Snapshot.
138
2934d1c9
MH
139Thu Aug 1 17:05:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
140
141 * ChangeLog, Makefile.in, configure, configure.in, d10v_sim.h,
142 gencode.c, interp.c, simops.c: Created.
143
This page took 0.032653 seconds and 4 git commands to generate.