Commit | Line | Data |
---|---|---|
c906108c SS |
1 | /* |
2 | * This file is part of SIS. | |
3 | * | |
4 | * ERC32SIM, SPARC instruction simulator. Copyright (C) 1995 Jiri Gaisler, | |
5 | * European Space Agency | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify it under | |
8 | * the terms of the GNU General Public License as published by the Free | |
3fd725ef | 9 | * Software Foundation; either version 3 of the License, or (at your option) |
c906108c SS |
10 | * any later version. |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
51b318de | 18 | * this program; if not, see <http://www.gnu.org/licenses/>. |
c906108c SS |
19 | * |
20 | */ | |
21 | ||
9a210f30 | 22 | #include "config.h" |
c906108c | 23 | #include "ansidecl.h" |
3c25f8c7 AC |
24 | #include "gdb/callback.h" |
25 | #include "gdb/remote-sim.h" | |
c906108c SS |
26 | |
27 | #include "end.h" | |
28 | ||
29 | #define I_ACC_EXC 1 | |
30 | ||
31 | /* Maximum events in event queue */ | |
32 | #define EVENT_MAX 256 | |
33 | ||
34 | /* Maximum # of floating point queue */ | |
35 | #define FPUQN 1 | |
36 | ||
37 | /* Maximum # of breakpoints */ | |
38 | #define BPT_MAX 256 | |
39 | ||
40 | struct histype { | |
41 | unsigned addr; | |
42 | unsigned time; | |
43 | }; | |
44 | ||
45 | /* type definitions */ | |
46 | ||
47 | typedef short int int16; /* 16-bit signed int */ | |
48 | typedef unsigned short int uint16; /* 16-bit unsigned int */ | |
49 | typedef int int32; /* 32-bit signed int */ | |
50 | typedef unsigned int uint32; /* 32-bit unsigned int */ | |
51 | typedef float float32; /* 32-bit float */ | |
52 | typedef double float64; /* 64-bit float */ | |
53 | ||
54 | /* FIXME: what about host compilers that don't support 64-bit ints? */ | |
2464c810 JB |
55 | typedef unsigned long long uint64; /* 64-bit unsigned int */ |
56 | typedef long long int64; /* 64-bit signed int */ | |
57 | ||
58 | #define UINT64_MAX 18446744073709551615ULL | |
c906108c SS |
59 | |
60 | struct pstate { | |
61 | ||
62 | float64 fd[16]; /* FPU registers */ | |
63 | #ifdef HOST_LITTLE_ENDIAN_FLOAT | |
64 | float32 fs[32]; | |
65 | float32 *fdp; | |
66 | #else | |
67 | float32 *fs; | |
68 | #endif | |
69 | int32 *fsi; | |
70 | uint32 fsr; | |
71 | int32 fpstate; | |
72 | uint32 fpq[FPUQN * 2]; | |
73 | uint32 fpqn; | |
74 | uint32 ftime; | |
75 | uint32 flrd; | |
76 | uint32 frd; | |
77 | uint32 frs1; | |
78 | uint32 frs2; | |
79 | uint32 fpu_pres; /* FPU present (0 = No, 1 = Yes) */ | |
80 | ||
81 | uint32 psr; /* IU registers */ | |
82 | uint32 tbr; | |
83 | uint32 wim; | |
84 | uint32 g[8]; | |
85 | uint32 r[128]; | |
86 | uint32 y; | |
87 | uint32 asr17; /* Single vector trapping */ | |
88 | uint32 pc, npc; | |
89 | ||
90 | ||
91 | uint32 trap; /* Current trap type */ | |
92 | uint32 annul; /* Instruction annul */ | |
93 | uint32 data; /* Loaded data */ | |
94 | uint32 inst; /* Current instruction */ | |
95 | uint32 asi; /* Current ASI */ | |
96 | uint32 err_mode; /* IU error mode */ | |
97 | uint32 breakpoint; | |
98 | uint32 bptnum; | |
99 | uint32 bphit; | |
100 | uint32 bpts[BPT_MAX]; /* Breakpoints */ | |
101 | ||
102 | uint32 ltime; /* Load interlock time */ | |
103 | uint32 hold; /* IU hold cycles in current inst */ | |
104 | uint32 fhold; /* FPU hold cycles in current inst */ | |
105 | uint32 icnt; /* Instruction cycles in curr inst */ | |
106 | ||
107 | uint32 histlen; /* Trace history management */ | |
108 | uint32 histind; | |
109 | struct histype *histbuf; | |
110 | float32 freq; /* Simulated processor frequency */ | |
111 | ||
112 | ||
94110024 JS |
113 | uint64 tottime; |
114 | uint64 ninst; | |
115 | uint64 fholdt; | |
116 | uint64 holdt; | |
117 | uint64 icntt; | |
118 | uint64 finst; | |
119 | uint64 simstart; | |
120 | uint64 starttime; | |
121 | uint64 tlimit; /* Simulation time limit */ | |
122 | uint64 pwdtime; /* Cycles in power-down mode */ | |
123 | uint64 nstore; /* Number of load instructions */ | |
124 | uint64 nload; /* Number of store instructions */ | |
125 | uint64 nannul; /* Number of annuled instructions */ | |
126 | uint64 nbranch; /* Number of branch instructions */ | |
c906108c | 127 | uint32 ildreg; /* Destination of last load instruction */ |
94110024 | 128 | uint64 ildtime; /* Last time point for load dependency */ |
c906108c SS |
129 | |
130 | int rett_err; /* IU in jmpl/restore error state (Rev.0) */ | |
131 | int jmpltime; | |
132 | }; | |
133 | ||
134 | struct evcell { | |
135 | void (*cfunc) (); | |
136 | int32 arg; | |
94110024 | 137 | uint64 time; |
c906108c SS |
138 | struct evcell *nxt; |
139 | }; | |
140 | ||
141 | struct estate { | |
142 | struct evcell eq; | |
143 | struct evcell *freeq; | |
94110024 | 144 | uint64 simtime; |
c906108c SS |
145 | }; |
146 | ||
147 | struct irqcell { | |
148 | void (*callback) (); | |
149 | int32 arg; | |
150 | }; | |
151 | ||
152 | ||
153 | #define OK 0 | |
154 | #define TIME_OUT 1 | |
155 | #define BPT_HIT 2 | |
156 | #define ERROR 3 | |
157 | #define CTRL_C 4 | |
158 | ||
159 | /* Prototypes */ | |
160 | ||
161 | /* erc32.c */ | |
bdca5ee4 TT |
162 | extern void init_sim (void); |
163 | extern void reset (void); | |
164 | extern void error_mode (uint32 pc); | |
165 | extern void sim_halt (void); | |
166 | extern void exit_sim (void); | |
167 | extern void init_stdio (void); | |
168 | extern void restore_stdio (void); | |
169 | extern int memory_read (int32 asi, uint32 addr, uint32 *data, | |
170 | int32 sz, int32 *ws); | |
171 | extern int memory_write (int32 asi, uint32 addr, uint32 *data, | |
172 | int32 sz, int32 *ws); | |
173 | extern int sis_memory_write (uint32 addr, | |
174 | const unsigned char *data, uint32 length); | |
175 | extern int sis_memory_read (uint32 addr, char *data, | |
176 | uint32 length); | |
c906108c SS |
177 | |
178 | /* func.c */ | |
bdca5ee4 TT |
179 | extern void set_regi (struct pstate *sregs, int32 reg, |
180 | uint32 rval); | |
181 | extern void get_regi (struct pstate *sregs, int32 reg, char *buf); | |
182 | extern int exec_cmd (struct pstate *sregs, char *cmd); | |
183 | extern void reset_stat (struct pstate *sregs); | |
184 | extern void show_stat (struct pstate *sregs); | |
185 | extern void init_bpt (struct pstate *sregs); | |
186 | extern void init_signals (void); | |
c906108c SS |
187 | |
188 | struct disassemble_info; | |
bdca5ee4 TT |
189 | extern void dis_mem (uint32 addr, uint32 len, |
190 | struct disassemble_info *info); | |
191 | extern void event (void (*cfunc) (), int32 arg, uint64 delta); | |
192 | extern void set_int (int32 level, void (*callback) (), int32 arg); | |
193 | extern void advance_time (struct pstate *sregs); | |
194 | extern uint32 now (void); | |
195 | extern int wait_for_irq (void); | |
196 | extern int check_bpt (struct pstate *sregs); | |
197 | extern void reset_all (void); | |
198 | extern void sys_reset (void); | |
199 | extern void sys_halt (void); | |
200 | extern int bfd_load (char *fname); | |
c906108c SS |
201 | |
202 | /* exec.c */ | |
bdca5ee4 TT |
203 | extern int dispatch_instruction (struct pstate *sregs); |
204 | extern int execute_trap (struct pstate *sregs); | |
205 | extern int check_interrupts (struct pstate *sregs); | |
206 | extern void init_regs (struct pstate *sregs); | |
c906108c SS |
207 | |
208 | /* interf.c */ | |
bdca5ee4 TT |
209 | extern int run_sim (struct pstate *sregs, |
210 | uint64 icount, int dis); | |
c906108c SS |
211 | |
212 | /* float.c */ | |
bdca5ee4 TT |
213 | extern int get_accex (void); |
214 | extern void clear_accex (void); | |
215 | extern void set_fsr (uint32 fsr); | |
c906108c SS |
216 | |
217 | /* help.c */ | |
bdca5ee4 TT |
218 | extern void usage (void); |
219 | extern void gen_help (void); |