solib_global_lookup: Fetch arch from objfile, not target_gdbarch.
[deliverable/binutils-gdb.git] / sim / frv / Makefile.in
CommitLineData
b34f6357 1# Makefile template for Configure for the frv simulator
ecd75fc8 2# Copyright (C) 1998-2014 Free Software Foundation, Inc.
b34f6357
DB
3# Contributed by Red Hat.
4#
5# This program is free software; you can redistribute it and/or modify
6# it under the terms of the GNU General Public License as published by
4744ac1b 7# the Free Software Foundation; either version 3 of the License, or
b34f6357
DB
8# (at your option) any later version.
9#
10# This program is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
4744ac1b
JB
15# You should have received a copy of the GNU General Public License
16# along with this program. If not, see <http://www.gnu.org/licenses/>.
b34f6357
DB
17
18## COMMON_PRE_CONFIG_FRAG
19
20FRV_OBJS = frv.o cpu.o decode.o sem.o model.o mloop.o cgen-par.o
21
b34f6357
DB
22SIM_OBJS = \
23 $(SIM_NEW_COMMON_OBJS) \
24 sim-cpu.o \
25 sim-hload.o \
26 sim-hrw.o \
27 sim-model.o \
28 sim-reg.o \
29 cgen-utils.o cgen-trace.o cgen-scache.o cgen-fpu.o cgen-accfp.o \
30 cgen-run.o sim-reason.o sim-engine.o sim-stop.o \
31 sim-if.o arch.o \
32 $(FRV_OBJS) \
33 traps.o interrupts.o memory.o cache.o pipeline.o \
676a64f4 34 profile.o profile-fr400.o profile-fr450.o profile-fr500.o profile-fr550.o options.o \
105dd264 35 devices.o reset.o registers.o
b34f6357
DB
36
37# Extra headers included by sim-main.h.
38SIM_EXTRA_DEPS = \
39 $(CGEN_INCLUDE_DEPS) \
40 arch.h cpuall.h frv-sim.h $(srcdir)/../../opcodes/frv-desc.h cache.h \
41 registers.h profile.h \
42 $(sim-options_h)
43
44SIM_EXTRA_CFLAGS = @sim_trapdump@
45
46SIM_RUN_OBJS = nrun.o
47SIM_EXTRA_CLEAN = frv-clean
48
49# This selects the frv newlib/libgloss syscall definitions.
50NL_TARGET = -DNL_TARGET_frv
51
52## COMMON_POST_CONFIG_FRAG
53
54arch = frv
55
56arch.o: arch.c $(SIM_MAIN_DEPS)
57
58devices.o: devices.c $(SIM_MAIN_DEPS)
59
60# FRV objs
61
62FRVBF_INCLUDE_DEPS = \
63 $(CGEN_MAIN_CPU_DEPS) \
64 $(SIM_EXTRA_DEPS) \
65 cpu.h decode.h eng.h
66
67frv.o: frv.c $(FRVBF_INCLUDE_DEPS)
68traps.o: traps.c $(FRVBF_INCLUDE_DEPS)
69pipeline.o: pipeline.c $(FRVBF_INCLUDE_DEPS)
70interrupts.o: interrupts.c $(FRVBF_INCLUDE_DEPS)
71memory.o: memory.c $(FRVBF_INCLUDE_DEPS)
72cache.o: cache.c $(FRVBF_INCLUDE_DEPS)
73options.o: options.c $(FRVBF_INCLUDE_DEPS)
74reset.o: reset.c $(FRVBF_INCLUDE_DEPS)
75registers.o: registers.c $(FRVBF_INCLUDE_DEPS)
e930b1f5 76profile.o: profile.c profile-fr400.h profile-fr500.h profile-fr550.h $(FRVBF_INCLUDE_DEPS)
b34f6357 77profile-fr400.o: profile-fr400.c profile-fr400.h $(FRVBF_INCLUDE_DEPS)
676a64f4 78profile-fr450.o: profile-fr450.c $(FRVBF_INCLUDE_DEPS)
b34f6357 79profile-fr500.o: profile-fr500.c profile-fr500.h $(FRVBF_INCLUDE_DEPS)
e930b1f5 80profile-fr550.o: profile-fr550.c profile-fr550.h $(FRVBF_INCLUDE_DEPS)
b34f6357
DB
81sim-if.o: sim-if.c $(FRVBF_INCLUDE_DEPS) $(srcdir)/../common/sim-core.h eng.h
82
83
84# FIXME: Use of `mono' is wip.
85mloop.c eng.h: stamp-mloop
86stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
086c6838 87 $(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
b34f6357
DB
88 -mono -scache -parallel-generic-write -parallel-only \
89 -cpu frvbf -infile $(srcdir)/mloop.in
90 $(SHELL) $(srcroot)/move-if-change eng.hin eng.h
91 $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c
92 touch stamp-mloop
93mloop.o: mloop.c $(FRVBF_INCLUDE_DEPS)
94
95cpu.o: cpu.c $(FRVBF_INCLUDE_DEPS)
96decode.o: decode.c $(FRVBF_INCLUDE_DEPS)
97sem.o: sem.c $(FRVBF_INCLUDE_DEPS)
98model.o: model.c $(FRVBF_INCLUDE_DEPS)
99
100frv-clean:
101 rm -f mloop.c eng.h stamp-mloop
102 rm -f tmp-*
103 rm -f stamp-arch stamp-cpu
104
105# cgen support, enable with --enable-cgen-maint
106CGEN_MAINT = ; @true
107# The following line is commented in or out depending upon --enable-cgen-maint.
108@CGEN_MAINT@CGEN_MAINT =
109
110stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(srcdir)/../../cpu/frv.cpu
b34f6357 111 $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \
d89a78b6 112 archfile=$(srcdir)/../../cpu/frv.cpu \
b34f6357 113 FLAGS="with-scache"
b34f6357
DB
114 touch stamp-arch
115arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch
116# @true
117
b34f6357 118stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(srcdir)/../../cpu/frv.cpu
b34f6357 119 $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
676a64f4 120 cpu=frvbf mach=frv,fr550,fr500,fr450,fr400,tomcat,simple SUFFIX= \
d89a78b6 121 archfile=$(srcdir)/../../cpu/frv.cpu \
b34f6357
DB
122 FLAGS="with-scache with-profile=fn with-generic-write with-parallel-only" \
123 EXTRAFILES="$(CGEN_CPU_SEM)"
b34f6357
DB
124 touch stamp-cpu
125cpu.h sem.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu
126# @true
This page took 0.443717 seconds and 4 git commands to generate.