* gencode.c: Add r3900 (tx39).
[deliverable/binutils-gdb.git] / sim / mips / ChangeLog
CommitLineData
7afa8d4e
GRK
1Fri Sep 19 09:33:27 1997 Gavin Koch <gavin@cygnus.com>
2
3 * gencode.c: Add r3900 (tx39).
4
5start-sanitize-tx19
6 * gencode.c: Fix some configuration problems by improving
7 the relationship between tx19 and tx39.
8end-sanitize-tx19
9
667065d0
GRK
10Tue Sep 16 15:52:04 1997 Gavin Koch <gavin@cygnus.com>
11
12 * gencode.c (build_instruction): Don't need to subtract 4 for
13 JALR, just 2.
14
9cb8397f
GRK
15Tue Sep 16 11:32:28 1997 Gavin Koch <gavin@cygnus.com>
16
17 * interp.c: Correct some HASFPU problems.
18
a2ab5e65
AC
19Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
20
21 * configure: Regenerated to track ../common/aclocal.m4 changes.
22
11ac69e0
AC
23Fri Sep 12 12:01:39 1997 Andrew Cagney <cagney@b1.cygnus.com>
24
25 * interp.c (mips_options): Fix samples option short form, should
26 be `x'.
27
972f3a34
AC
28Thu Sep 11 09:35:29 1997 Andrew Cagney <cagney@b1.cygnus.com>
29
30 * interp.c (sim_info): Enable info code. Was just returning.
31
9eeaaefa
AC
32Tue Sep 9 17:30:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
33
34 * interp.c (decode_coproc): Clarify warning about unsuported MTC0,
35 MFC0.
36
c31c13b4
AC
37Tue Sep 9 16:28:28 1997 Andrew Cagney <cagney@b1.cygnus.com>
38
39 * gencode.c (build_instruction): Use SIGNED64 for 64 bit
40 constants.
41 (build_instruction): Ditto for LL.
42
b637f306
GRK
43start-sanitize-tx19
44Sun Sep 7 16:05:46 1997 Gavin Koch <gavin@cygnus.com>
45
46 * mips/configure.in, mips/gencode: Add tx19/r1900.
47
48end-sanitize-tx19
6fea4763
DE
49Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
50
51 * configure: Regenerated to track ../common/aclocal.m4 changes.
52
52352d38
AC
53start-sanitize-r5900
54Mon Sep 1 18:43:30 1997 Andrew Cagney <cagney@b1.cygnus.com>
55
56 * gencode.c (build_instruction): For "pabsw" and "pabsh", check
57 for overflow due to ABS of MININT, set result to MAXINT.
58 (build_instruction): For "psrlvw", signextend bit 31.
59
60end-sanitize-r5900
88117054
AC
61Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
62
63 * configure: Regenerated to track ../common/aclocal.m4 changes.
64 * config.in: Ditto.
65
fafce69a
AC
66Wed Aug 27 14:12:27 1997 Andrew Cagney <cagney@b1.cygnus.com>
67
68 * interp.c (sim_open): Add call to sim_analyze_program, update
69 call to sim_config.
70
7230ff0f
AC
71Tue Aug 26 10:40:07 1997 Andrew Cagney <cagney@b1.cygnus.com>
72
73 * interp.c (sim_kill): Delete.
fafce69a
AC
74 (sim_create_inferior): Add ABFD argument. Set PC from same.
75 (sim_load): Move code initializing trap handlers from here.
76 (sim_open): To here.
77 (sim_load): Delete, use sim-hload.c.
78
79 * Makefile.in (SIM_OBJS): Add sim-hload.o module.
7230ff0f 80
247fccde
AC
81Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
82
83 * configure: Regenerated to track ../common/aclocal.m4 changes.
84 * config.in: Ditto.
85
86Mon Aug 25 15:59:48 1997 Andrew Cagney <cagney@b1.cygnus.com>
87
88 * interp.c (sim_open): Add ABFD argument.
89 (sim_load): Move call to sim_config from here.
90 (sim_open): To here. Check return status.
91
92start-sanitize-r5900
93 * gencode.c (build_instruction): Do not define x8000000000000000,
94 x7FFFFFFFFFFFFFFF, or xFFFFFFFF80000000.
95
96end-sanitize-r5900
97start-sanitize-r5900
98Mon Jul 28 19:49:29 1997 Andrew Cagney <cagney@b1.cygnus.com>
99
100 * gencode.c (build_instruction): For "pdivw", "pdivbw" and
101 "pdivuw" check for overflow due to signed divide by -1.
102
103end-sanitize-r5900
c12e2e4c
GRK
104Fri Jul 25 15:00:45 1997 Gavin Koch <gavin@cygnus.com>
105
106 * gencode.c (build_instruction): Two arg MADD should
107 not assign result to $0.
108
1e851d2c
AC
109start-sanitize-r5900
110Thu Jul 10 11:58:48 1997 Andrew Cagney <cagney@critters.cygnus.com>
111
112 * gencode.c (build_instruction): For "ppac5" use unsigned
113 arrithmetic so that the sign bit doesn't smear when right shifted.
114 (build_instruction): For "pdiv" perform sign extension when
115 storing results in HI and LO.
116 (build_instructions): For "pdiv" and "pdivbw" check for
117 divide-by-zero.
118 (build_instruction): For "pmfhl.slw" update hi part of dest
119 register as well as low part.
120 (build_instruction): For "pmfhl" portably handle long long values.
121 (build_instruction): For "pmfhl.sh" correctly negative values.
122 Store half words 2 and three in the correct place.
123 (build_instruction): For "psllvw", sign extend value after shift.
124
125end-sanitize-r5900
126Thu Jun 26 12:13:17 1997 Angela Marie Thomas (angela@cygnus.com)
127
128 * sim/mips/configure: Change default_sim_endian to 0 (bi-endian)
129 * sim/mips/configure.in: Regenerate.
130
131Wed Jul 9 10:29:21 1997 Andrew Cagney <cagney@critters.cygnus.com>
132
133 * interp.c (SUB_REG_UW, SUB_REG_SW, SUB_REG_*): Use more explicit
134 signed8, unsigned8 et.al. types.
135
136start-sanitize-r5900
137 * gencode.c (build_instruction): For PMULTU* do not sign extend
138 registers. Make generated code easier to debug.
139
140end-sanitize-r5900
141 * interp.c (SUB_REG_FETCH): Handle both little and big endian
142 hosts when selecting subreg.
143
144start-sanitize-r5900
145Tue Jul 8 18:07:20 1997 Andrew Cagney <cagney@andros.cygnus.com>
146
147 * gencode.c (type_for_data_len): For 32bit operations concerned
148 with overflow, perform op using 64bits.
149 (build_instruction): For PADD, always compute operation using type
150 returned by type_for_data_len.
151 (build_instruction): For PSUBU, when overflow, saturate to zero as
152 actually underflow.
153
154end-sanitize-r5900
ae19b07b
JL
155Wed Jul 2 11:54:10 1997 Jeffrey A Law (law@cygnus.com)
156
649625bb 157start-sanitize-r5900
64435234
JL
158 * gencode.c (build_instruction): Handle "pext5" according to
159 version 1.95 of the r5900 ISA.
160
649625bb
JL
161 * gencode.c (build_instruction): Handle "ppac5" according to
162 version 1.95 of the r5900 ISA.
649625bb 163
1e851d2c 164end-sanitize-r5900
05d1322f
JL
165 * interp.c (sim_engine_run): Reset the ZERO register to zero
166 regardless of FEATURE_WARN_ZERO.
ae19b07b
JL
167 * gencode.c (FEATURE_WARNINGS): Remove FEATURE_WARN_ZERO.
168
169Wed Jun 4 10:43:14 1997 Andrew Cagney <cagney@b1.cygnus.com>
170
171 * interp.c (decode_coproc): Implement MTC0 N, CAUSE.
172 (SignalException): For BreakPoints ignore any mode bits and just
173 save the PC.
174 (SignalException): Always set the CAUSE register.
175
56e7c849
AC
176Tue Jun 3 05:00:33 1997 Andrew Cagney <cagney@b1.cygnus.com>
177
178 * interp.c (SignalException): Clear the simDELAYSLOT flag when an
179 exception has been taken.
180
181 * interp.c: Implement the ERET and mt/f sr instructions.
182
ae19b07b 183start-sanitize-r5900
56e7c849
AC
184Mon Jun 2 23:28:19 1997 Andrew Cagney <cagney@b1.cygnus.com>
185
186 * gencode.c (build_instruction): For paddu, extract unsigned
187 sub-fields.
188
189 * gencode.c (build_instruction): Saturate padds instead of padd
190 instructions.
191
192end-sanitize-r5900
193Sat May 31 00:44:16 1997 Andrew Cagney <cagney@b1.cygnus.com>
194
195 * interp.c (SignalException): Don't bother restarting an
196 interrupt.
197
198Fri May 30 23:41:48 1997 Andrew Cagney <cagney@b1.cygnus.com>
199
200 * interp.c (SignalException): Really take an interrupt.
201 (interrupt_event): Only deliver interrupts when enabled.
202
203Tue May 27 20:08:06 1997 Andrew Cagney <cagney@b1.cygnus.com>
204
205 * interp.c (sim_info): Only print info when verbose.
206 (sim_info) Use sim_io_printf for output.
207
2f2e6c5d
AC
208Tue May 27 14:22:23 1997 Andrew Cagney <cagney@b1.cygnus.com>
209
210 * interp.c (CoProcPresent): Add UNUSED attribute - not used by all
211 mips architectures.
212
213Tue May 27 14:22:23 1997 Andrew Cagney <cagney@b1.cygnus.com>
214
215 * interp.c (sim_do_command): Check for common commands if a
216 simulator specific command fails.
217
d3d2a9f7
GRK
218Thu May 22 09:32:03 1997 Gavin Koch <gavin@cygnus.com>
219
220 * interp.c (sim_engine_run): ifdef out uses of simSTOP, simSTEP
221 and simBE when DEBUG is defined.
222
50a2a691
AC
223Wed May 21 09:08:10 1997 Andrew Cagney <cagney@b1.cygnus.com>
224
225 * interp.c (interrupt_event): New function. Pass exception event
226 onto exception handler.
227
228 * configure.in: Check for stdlib.h.
229 * configure: Regenerate.
230
231 * gencode.c (build_instruction): Add UNUSED attribute to tempS
232 variable declaration.
233 (build_instruction): Initialize memval1.
234 (build_instruction): Add UNUSED attribute to byte, bigend,
235 reverse.
236 (build_operands): Ditto.
237
238 * interp.c: Fix GCC warnings.
239 (sim_get_quit_code): Delete.
240
241 * configure.in: Add INLINE, ENDIAN, HOSTENDIAN and WARNINGS.
242 * Makefile.in: Ditto.
243 * configure: Re-generate.
244
245 * Makefile.in (SIM_OBJS): Add sim-watch.o module.
246
247Tue May 20 15:08:56 1997 Andrew Cagney <cagney@b1.cygnus.com>
248
249 * interp.c (mips_option_handler): New function parse argumes using
250 sim-options.
251 (myname): Replace with STATE_MY_NAME.
252 (sim_open): Delete check for host endianness - performed by
253 sim_config.
254 (simHOSTBE, simBE): Delete, replaced by sim-endian flags.
255 (sim_open): Move much of the initialization from here.
256 (sim_load): To here. After the image has been loaded and
257 endianness set.
258 (sim_open): Move ColdReset from here.
259 (sim_create_inferior): To here.
260 (sim_open): Make FP check less dependant on host endianness.
261
262 * Makefile.in (SIM_RUN_OBJS): Set to nrun.o - use new version or
263 run.
264 * interp.c (sim_set_callbacks): Delete.
265
266 * interp.c (membank, membank_base, membank_size): Replace with
267 STATE_MEMORY, STATE_MEM_SIZE, STATE_MEM_BASE.
268 (sim_open): Remove call to callback->init. gdb/run do this.
269
270 * interp.c: Update
271
272 * sim-main.h (SIM_HAVE_FLATMEM): Define.
273
274 * interp.c (big_endian_p): Delete, replaced by
275 current_target_byte_order.
276
277Tue May 20 13:55:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
278
279 * interp.c (host_read_long, host_read_word, host_swap_word,
280 host_swap_long): Delete. Using common sim-endian.
281 (sim_fetch_register, sim_store_register): Use H2T.
282 (pipeline_ticks): Delete. Handled by sim-events.
283 (sim_info): Update.
284 (sim_engine_run): Update.
285
286Tue May 20 13:42:03 1997 Andrew Cagney <cagney@b1.cygnus.com>
287
288 * interp.c (sim_stop_reason): Move code determining simEXCEPTION
289 reason from here.
290 (SignalException): To here. Signal using sim_engine_halt.
291 (sim_stop_reason): Delete, moved to common.
292
293Tue May 20 10:19:48 1997 Andrew Cagney <cagney@b2.cygnus.com>
294
295 * interp.c (sim_open): Add callback argument.
296 (sim_set_callbacks): Delete SIM_DESC argument.
297 (sim_size): Ditto.
298
2e61a3ad
AC
299Mon May 19 18:20:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
300
301 * Makefile.in (SIM_OBJS): Add common modules.
302
303 * interp.c (sim_set_callbacks): Also set SD callback.
304 (set_endianness, xfer_*, swap_*): Delete.
305 (host_read_word, host_read_long, host_swap_word, host_swap_long):
306 Change to functions using sim-endian macros.
307 (control_c, sim_stop): Delete, use common version.
308 (simulate): Convert into.
309 (sim_engine_run): This function.
310 (sim_resume): Delete.
311
312 * interp.c (simulation): New variable - the simulator object.
313 (sim_kind): Delete global - merged into simulation.
314 (sim_load): Cleanup. Move PC assignment from here.
315 (sim_create_inferior): To here.
316
317 * sim-main.h: New file.
318 * interp.c (sim-main.h): Include.
319
320Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
321
322 * configure: Regenerated to track ../common/aclocal.m4 changes.
323
3be0e228
DE
324Wed Apr 23 17:32:19 1997 Doug Evans <dje@canuck.cygnus.com>
325
326 * tconfig.in (SIM_HAVE_BIENDIAN): Define.
327
d654ba0a
GRK
328Mon Apr 21 17:16:13 1997 Gavin Koch <gavin@cygnus.com>
329
330 * gencode.c (build_instruction): DIV instructions: check
331 for division by zero and integer overflow before using
332 host's division operation.
333
9d52bcb7
DE
334Thu Apr 17 03:18:14 1997 Doug Evans <dje@canuck.cygnus.com>
335
336 * Makefile.in (SIM_OBJS): Add sim-load.o.
337 * interp.c: #include bfd.h.
338 (target_byte_order): Delete.
339 (sim_kind, myname, big_endian_p): New static locals.
340 (sim_open): Set sim_kind, myname. Move call to set_endianness to
341 after argument parsing. Recognize -E arg, set endianness accordingly.
342 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
343 load file into simulator. Set PC from bfd.
344 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
345 (set_endianness): Use big_endian_p instead of target_byte_order.
346
87e43259
AC
347Wed Apr 16 17:55:37 1997 Andrew Cagney <cagney@b1.cygnus.com>
348
349 * interp.c (sim_size): Delete prototype - conflicts with
350 definition in remote-sim.h. Correct definition.
351
352Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
353
354 * configure: Regenerated to track ../common/aclocal.m4 changes.
355 * config.in: Ditto.
356
fbda74b1
DE
357Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
358
8a7c3105
DE
359 * interp.c (sim_open): New arg `kind'.
360
fbda74b1
DE
361 * configure: Regenerated to track ../common/aclocal.m4 changes.
362
a35e91c3
AC
363Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
364
365 * configure: Regenerated to track ../common/aclocal.m4 changes.
366
367Tue Mar 25 11:38:22 1997 Doug Evans <dje@canuck.cygnus.com>
368
369 * interp.c (sim_open): Set optind to 0 before calling getopt.
370
371Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
372
373 * configure: Regenerated to track ../common/aclocal.m4 changes.
374
6efa34d8
GRK
375Mon Mar 17 10:52:59 1997 Gavin Koch <gavin@cetus.cygnus.com>
376
377 * interp.c : Replace uses of pr_addr with pr_uword64
378 where the bit length is always 64 independent of SIM_ADDR.
379 (pr_uword64) : added.
380
a77aa7ec
AC
381Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
382
383 * configure: Re-generate.
384
601fb8ae
MM
385Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
386
387 * configure: Regenerate to track ../common/aclocal.m4 changes.
388
53b9417e
DE
389Thu Mar 13 12:51:36 1997 Doug Evans <dje@canuck.cygnus.com>
390
391 * interp.c (sim_open): New SIM_DESC result. Argument is now
392 in argv form.
393 (other sim_*): New SIM_DESC argument.
394
395start-sanitize-r5900
396Wed Feb 26 18:32:21 1997 Gavin Koch <gavin@cygnus.com>
397
398 * gencode.c (POP_AND,POP_OR,POP_NOR,POP_XOR):
399 Change values to avoid overloading DOUBLEWORD which is tested
400 for all insns.
401 * gencode.c: reinstate "offending code".
53b9417e 402
56e7c849 403end-sanitize-r5900
53b9417e
DE
404Mon Feb 24 22:47:14 1997 Dawn Perchik <dawn@cygnus.com>
405
406 * interp.c: Fix printing of addresses for non-64-bit targets.
407 (pr_addr): Add function to print address based on size.
408start-sanitize-r5900
409 * gencode.c: #ifdef out offending code until a permanent fix
410 can be added. Code is causing build errors for non-5900 mips targets.
411end-sanitize-r5900
412
413start-sanitize-r5900
414Thu Feb 20 10:40:24 1997 Gavin Koch <gavin@cetus.cygnus.com>
415
416 * gencode.c (process_instructions): Correct test for ISA dependent
417 architecture bits in isa field of MIPS_DECODE.
418
419end-sanitize-r5900
7e05106d
MA
420Wed Feb 19 14:42:09 1997 Mark Alexander <marka@cygnus.com>
421
422 * interp.c (simopen): Add support for LSI MiniRISC PMON vectors.
423
2d18fbc6 424start-sanitize-r5900
53b9417e 425Tue Feb 18 17:03:47 1997 Gavin Koch <gavin@cygnus.com>
2d18fbc6
GRK
426
427 * gencode.c (MIPS_DECODE): Correct instruction feature flags for
428 PMADDUW.
429
430end-sanitize-r5900
431Thu Feb 13 14:08:30 1997 Ian Lance Taylor <ian@cygnus.com>
432
433 * gencode.c (build_mips16_operands): Correct computation of base
434 address for extended PC relative instruction.
435
276c2d7d
GRK
436start-sanitize-r5900
437Fri Feb 7 11:12:44 1997 Gavin Koch <gavin@cygnus.com>
2d18fbc6
GRK
438
439 * Makefile.in, configure, configure.in, gencode.c,
440 interp.c, support.h: add r5900.
441
276c2d7d 442end-sanitize-r5900
da0bce9c
ILT
443Thu Feb 6 17:16:15 1997 Ian Lance Taylor <ian@cygnus.com>
444
445 * interp.c (mips16_entry): Add support for floating point cases.
446 (SignalException): Pass floating point cases to mips16_entry.
447 (ValueFPR): Don't restrict fmt_single and fmt_word to even
448 registers.
449 (StoreFPR): Likewise. Also, don't clobber fpr + 1 for fmt_single
450 or fmt_word.
451 (COP_LW): Pass fmt_word rather than fmt_uninterpreted to StoreFPR,
452 and then set the state to fmt_uninterpreted.
453 (COP_SW): Temporarily set the state to fmt_word while calling
454 ValueFPR.
455
6389d856
ILT
456Tue Feb 4 16:48:25 1997 Ian Lance Taylor <ian@cygnus.com>
457
458 * gencode.c (build_instruction): The high order may be set in the
459 comparison flags at any ISA level, not just ISA 4.
460
19c5af72
DE
461Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
462
463 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
464 COMMON_{PRE,POST}_CONFIG_FRAG instead.
465 * configure.in: sinclude ../common/aclocal.m4.
466 * configure: Regenerated.
467
736a306c
ILT
468Fri Jan 31 11:11:45 1997 Ian Lance Taylor <ian@cygnus.com>
469
470 * configure: Rebuild after change to aclocal.m4.
471
295dbbe4
SG
472Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
473
474 * configure configure.in Makefile.in: Update to new configure
475 scheme which is more compatible with WinGDB builds.
476 * configure.in: Improve comment on how to run autoconf.
477 * configure: Re-run autoconf to get new ../common/aclocal.m4.
478 * Makefile.in: Use autoconf substitution to install common
479 makefile fragment.
480
481Wed Jan 8 12:39:03 1997 Jim Wilson <wilson@cygnus.com>
482
483 * gencode.c (build_instruction): Use BigEndianCPU instead of
484 ByteSwapMem.
485
e1db0d47
MA
486Thu Jan 02 22:23:04 1997 Mark Alexander <marka@cygnus.com>
487
488 * interp.c (sim_monitor): Make output to stdout visible in
489 wingdb's I/O log window.
490
2902e8ab
MA
491Tue Dec 31 07:04:00 1996 Mark Alexander <marka@cygnus.com>
492
493 * support.h: Undo previous change to SIGTRAP
494 and SIGQUIT values.
495
7e6c297e
ILT
496Mon Dec 30 17:36:06 1996 Ian Lance Taylor <ian@cygnus.com>
497
498 * interp.c (store_word, load_word): New static functions.
499 (mips16_entry): New static function.
500 (SignalException): Look for mips16 entry and exit instructions.
501 (simulate): Use the correct index when setting fpr_state after
502 doing a pending move.
503
0049ba7a
MA
504Sun Dec 29 09:37:18 1996 Mark Alexander <marka@cygnus.com>
505
506 * interp.c: Fix byte-swapping code throughout to work on
507 both little- and big-endian hosts.
508
2510786b
MA
509Sun Dec 29 09:18:32 1996 Mark Alexander <marka@cygnus.com>
510
511 * support.h: Make definitions of SIGTRAP and SIGQUIT consistent
512 with gdb/config/i386/xm-windows.h.
513
39bf0ef4
MA
514Fri Dec 27 22:48:51 1996 Mark Alexander <marka@cygnus.com>
515
516 * gencode.c (build_instruction): Work around MSVC++ code gen bug
517 that messes up arithmetic shifts.
518
dbeec768
SG
519Fri Dec 20 11:04:05 1996 Stu Grossman (grossman@critters.cygnus.com)
520
521 * support.h: Use _WIN32 instead of __WIN32__. Also add defs for
522 SIGTRAP and SIGQUIT for _WIN32.
523
deffd638
ILT
524Thu Dec 19 14:07:27 1996 Ian Lance Taylor <ian@cygnus.com>
525
526 * gencode.c (build_instruction) [MUL]: Cast operands to word64, to
527 force a 64 bit multiplication.
528 (build_instruction) [OR]: In mips16 mode, don't do anything if the
529 destination register is 0, since that is the default mips16 nop
530 instruction.
531
aaff8437
ILT
532Mon Dec 16 14:59:38 1996 Ian Lance Taylor <ian@cygnus.com>
533
063443cf
ILT
534 * gencode.c (MIPS16_DECODE): SWRASP is I8, not RI.
535 (build_endian_shift): Don't check proc64.
536 (build_instruction): Always set memval to uword64. Cast op2 to
537 uword64 when shifting it left in memory instructions. Always use
538 the same code for stores--don't special case proc64.
539
aaff8437
ILT
540 * gencode.c (build_mips16_operands): Fix base PC value for PC
541 relative operands.
542 (build_instruction): Call JALDELAYSLOT rather than DELAYSLOT for a
543 jal instruction.
544 * interp.c (simJALDELAYSLOT): Define.
545 (JALDELAYSLOT): Define.
546 (INDELAYSLOT, INJALDELAYSLOT): Define.
547 (simulate): Clear simJALDELAYSLOT when simDELAYSLOT is cleared.
548
280f90e1
AMT
549Tue Dec 24 22:11:20 1996 Angela Marie Thomas (angela@cygnus.com)
550
551 * interp.c (sim_open): add flush_cache as a PMON routine
552 (sim_monitor): handle flush_cache by ignoring it
553
aaff8437
ILT
554Wed Dec 11 13:53:51 1996 Jim Wilson <wilson@cygnus.com>
555
556 * gencode.c (build_instruction): Use !ByteSwapMem instead of
557 BigEndianMem.
558 * interp.c (CONFIG, config_EP_{mask,shift,D,DxxDxx, config_BE): Delete.
559 (BigEndianMem): Rename to ByteSwapMem and change sense.
560 (BigEndianCPU, sim_write, LoadMemory, StoreMemory): Change
561 BigEndianMem references to !ByteSwapMem.
562 (set_endianness): New function, with prototype.
563 (sim_open): Call set_endianness.
564 (sim_info): Use simBE instead of BigEndianMem.
565 (xfer_direct_word, xfer_direct_long, swap_direct_word,
566 swap_direct_long, xfer_big_word, xfer_big_long, xfer_little_word,
567 xfer_little_long, swap_word, swap_long): Delete unnecessary MSC_VER
568 ifdefs, keeping the prototype declaration.
569 (swap_word): Rewrite correctly.
570 (ColdReset): Delete references to CONFIG. Delete endianness related
571 code; moved to set_endianness.
572
6429b296
JW
573Tue Dec 10 11:32:04 1996 Jim Wilson <wilson@cygnus.com>
574
575 * gencode.c (build_instruction, case JUMP): Truncate PC to 32 bits.
576 * interp.c (CHECKHILO): Define away.
577 (simSIGINT): New macro.
578 (membank_size): Increase from 1MB to 2MB.
579 (control_c): New function.
580 (sim_resume): Rename parameter signal to signal_number. Add local
581 variable prev. Call signal before and after simulate.
582 (sim_stop_reason): Add simSIGINT support.
583 (sim_warning, sim_error, dotrace, SignalException): Define as stdarg
584 functions always.
585 (sim_warning): Delete call to SignalException. Do call printf_filtered
586 if logfh is NULL.
587 (AddressTranslation): Add #ifdef DEBUG around debugging message and
588 a call to sim_warning.
589
590Wed Nov 27 11:53:50 1996 Ian Lance Taylor <ian@cygnus.com>
591
592 * gencode.c (process_instructions): If ! proc64, skip DOUBLEWORD
593 16 bit instructions.
594
831f59a2
ILT
595Tue Nov 26 11:53:12 1996 Ian Lance Taylor <ian@cygnus.com>
596
597 Add support for mips16 (16 bit MIPS implementation):
598 * gencode.c (inst_type): Add mips16 instruction encoding types.
599 (GETDATASIZEINSN): Define.
600 (MIPS_DECODE): Add REG flag to dsllv, dsrav, and dsrlv. Add
601 jalx. Add LEFT flag to mfhi and mflo. Add RIGHT flag to mthi and
602 mtlo.
603 (MIPS16_DECODE): New table, for mips16 instructions.
604 (bitmap_val): New static function.
605 (struct mips16_op): Define.
606 (mips16_op_table): New table, for mips16 operands.
607 (build_mips16_operands): New static function.
608 (process_instructions): If PC is odd, decode a mips16
609 instruction. Break out instruction handling into new
610 build_instruction function.
611 (build_instruction): New static function, broken out of
612 process_instructions. Check modifiers rather than flags for SHIFT
613 bit count and m[ft]{hi,lo} direction.
614 (usage): Pass program name to fprintf.
615 (main): Remove unused variable this_option_optind. Change
616 ``*loptarg++'' to ``loptarg++''.
617 (my_strtoul): Parenthesize && within ||.
350d33b8 618 * interp.c (LoadMemory): Accept a halfword pAddr if vAddr is odd.
831f59a2
ILT
619 (simulate): If PC is odd, fetch a 16 bit instruction, and
620 increment PC by 2 rather than 4.
621 * configure.in: Add case for mips16*-*-*.
622 * configure: Rebuild.
623
624Fri Nov 22 08:49:36 1996 Mark Alexander <marka@cygnus.com>
625
626 * interp.c: Allow -t to enable tracing in standalone simulator.
627 Fix garbage output in trace file and error messages.
628
e3d12c65
DE
629Wed Nov 20 01:54:37 1996 Doug Evans <dje@canuck.cygnus.com>
630
631 * Makefile.in: Delete stuff moved to ../common/Make-common.in.
632 (SIM_{OBJS,EXTRA_CFLAGS,EXTRA_CLEAN}): Define.
633 * configure.in: Simplify using macros in ../common/aclocal.m4.
634 * configure: Regenerated.
635 * tconfig.in: New file.
636
637Tue Nov 12 13:34:00 1996 Dawn Perchik <dawn@cygnus.com>
638
639 * interp.c: Fix bugs in 64-bit port.
640 Use ansi function declarations for msvc compiler.
641 Initialize and test file pointer in trace code.
642 Prevent duplicate definition of LAST_EMED_REGNUM.
643
644Tue Oct 15 11:07:06 1996 Mark Alexander <marka@cygnus.com>
645
646 * interp.c (xfer_big_long): Prevent unwanted sign extension.
647
648Thu Sep 26 17:35:00 1996 James G. Smith <jsmith@cygnus.co.uk>
649
650 * interp.c (SignalException): Check for explicit terminating
651 breakpoint value.
652 * gencode.c: Pass instruction value through SignalException()
653 calls for Trap, Breakpoint and Syscall.
654
655Thu Sep 26 11:35:17 1996 James G. Smith <jsmith@cygnus.co.uk>
656
657 * interp.c (SquareRoot): Add HAVE_SQRT check to ensure sqrt() is
658 only used on those hosts that provide it.
659 * configure.in: Add sqrt() to list of functions to be checked for.
660 * config.in: Re-generated.
661 * configure: Re-generated.
662
663Fri Sep 20 15:47:12 1996 Ian Lance Taylor <ian@cygnus.com>
664
665 * gencode.c (process_instructions): Call build_endian_shift when
666 expanding STORE RIGHT, to fix swr.
667 * support.h (SIGNEXTEND): If the sign bit is not set, explicitly
668 clear the high bits.
669 * interp.c (Convert): Fix fmt_single to fmt_long to not truncate.
670 Fix float to int conversions to produce signed values.
671
cc5201d7
ILT
672Thu Sep 19 15:34:17 1996 Ian Lance Taylor <ian@cygnus.com>
673
458e1f58
ILT
674 * gencode.c (MIPS_DECODE): Set UNSIGNED for multu instruction.
675 (process_instructions): Correct handling of nor instruction.
676 Correct shift count for 32 bit shift instructions. Correct sign
677 extension for arithmetic shifts to not shift the number of bits in
678 the type. Fix 64 bit multiply high word calculation. Fix 32 bit
679 unsigned multiply. Fix ldxc1 and friends to use coprocessor 1.
680 Fix madd.
c05d1721
ILT
681 * interp.c (CHECKHILO): Don't set HIACCESS, LOACCESS, or HLPC.
682 It's OK to have a mult follow a mult. What's not OK is to have a
683 mult follow an mfhi.
458e1f58 684 (Convert): Comment out incorrect rounding code.
cc5201d7 685
f24b7b69
JSC
686Mon Sep 16 11:38:16 1996 James G. Smith <jsmith@cygnus.co.uk>
687
688 * interp.c (sim_monitor): Improved monitor printf
689 simulation. Tidied up simulator warnings, and added "--log" option
690 for directing warning message output.
691 * gencode.c: Use sim_warning() rather than WARNING macro.
692
693Thu Aug 22 15:03:12 1996 Ian Lance Taylor <ian@cygnus.com>
694
695 * Makefile.in (gencode): Depend upon gencode.o, getopt.o, and
696 getopt1.o, rather than on gencode.c. Link objects together.
697 Don't link against -liberty.
698 (gencode.o, getopt.o, getopt1.o): New targets.
699 * gencode.c: Include <ctype.h> and "ansidecl.h".
700 (AND): Undefine after including "ansidecl.h".
701 (ULONG_MAX): Define if not defined.
702 (OP_*): Don't define macros; now defined in opcode/mips.h.
703 (main): Call my_strtoul rather than strtoul.
704 (my_strtoul): New static function.
705
706Wed Jul 17 18:12:38 1996 Stu Grossman (grossman@critters.cygnus.com)
707
708 * gencode.c (process_instructions): Generate word64 and uword64
709 instead of `long long' and `unsigned long long' data types.
710 * interp.c: #include sysdep.h to get signals, and define default
711 for SIGBUS.
712 * (Convert): Work around for Visual-C++ compiler bug with type
713 conversion.
714 * support.h: Make things compile under Visual-C++ by using
715 __int64 instead of `long long'. Change many refs to long long
716 into word64/uword64 typedefs.
717
a271d1d9
JM
718Wed Jun 26 12:24:55 1996 Jason Molenda (crash@godzilla.cygnus.co.jp)
719
720 * Makefile.in (bindir, libdir, datadir, mandir, infodir, includedir,
721 INSTALL_PROGRAM, INSTALL_DATA): Use autoconf-set values.
722 (docdir): Removed.
723 * configure.in (AC_PREREQ): autoconf 2.5 or higher.
724 (AC_PROG_INSTALL): Added.
725 (AC_PROG_CC): Moved to before configure.host call.
726 * configure: Rebuilt.
727
728Wed Jun 5 08:28:13 1996 James G. Smith <jsmith@cygnus.co.uk>
729
730 * configure.in: Define @SIMCONF@ depending on mips target.
731 * configure: Rebuild.
732 * Makefile.in (run): Add @SIMCONF@ to control simulator
733 construction.
734 * gencode.c: Change LOADDRMASK to 64bit memory model only.
735 * interp.c: Remove some debugging, provide more detailed error
736 messages, update memory accesses to use LOADDRMASK.
737
4fa134be
ILT
738Mon Jun 3 11:55:03 1996 Ian Lance Taylor <ian@cygnus.com>
739
740 * configure.in: Add calls to AC_CONFIG_HEADER, AC_CHECK_HEADERS,
741 AC_CHECK_LIB, and AC_CHECK_FUNCS. Change AC_OUTPUT to set
742 stamp-h.
743 * configure: Rebuild.
744 * config.in: New file, generated by autoheader.
745 * interp.c: Include "config.h". Include <stdlib.h>, <string.h>,
746 and <strings.h> if they exist. Replace #ifdef sun with #ifdef
747 HAVE_ANINT and HAVE_AINT, as appropriate.
748 * Makefile.in (run): Use @LIBS@ rather than -lm.
749 (interp.o): Depend upon config.h.
750 (Makefile): Just rebuild Makefile.
751 (clean): Remove stamp-h.
752 (mostlyclean): Make the same as clean, not as distclean.
753 (config.h, stamp-h): New targets.
754
755Fri May 10 00:41:17 1996 James G. Smith <jsmith@cygnus.co.uk>
756
757 * interp.c (ColdReset): Fix boolean test. Make all simulator
758 globals static.
759
f7481d45
JSC
760Wed May 8 15:12:58 1996 James G. Smith <jsmith@cygnus.co.uk>
761
762 * interp.c (xfer_direct_word, xfer_direct_long,
763 swap_direct_word, swap_direct_long, xfer_big_word,
764 xfer_big_long, xfer_little_word, xfer_little_long,
765 swap_word,swap_long): Added.
766 * interp.c (ColdReset): Provide function indirection to
767 host<->simulated_target transfer routines.
768 * interp.c (sim_store_register, sim_fetch_register): Updated to
769 make use of indirected transfer routines.
770
771Fri Apr 19 15:48:24 1996 James G. Smith <jsmith@cygnus.co.uk>
772
773 * gencode.c (process_instructions): Ensure FP ABS instruction
774 recognised.
775 * interp.c (AbsoluteValue): Add routine. Also provide simple PMON
776 system call support.
777
8b554809
JSC
778Wed Apr 10 09:51:38 1996 James G. Smith <jsmith@cygnus.co.uk>
779
780 * interp.c (sim_do_command): Complain if callback structure not
781 initialised.
782
d0757082
JSC
783Thu Mar 28 13:50:51 1996 James G. Smith <jsmith@cygnus.co.uk>
784
785 * interp.c (Convert): Provide round-to-nearest and round-to-zero
786 support for Sun hosts.
787 * Makefile.in (gencode): Ensure the host compiler and libraries
788 used for cross-hosted build.
789
e871dd18
JSC
790Wed Mar 27 14:42:12 1996 James G. Smith <jsmith@cygnus.co.uk>
791
792 * interp.c, gencode.c: Some more (TODO) tidying.
793
794Thu Mar 7 11:19:33 1996 James G. Smith <jsmith@cygnus.co.uk>
795
796 * gencode.c, interp.c: Replaced explicit long long references with
797 WORD64HI, WORD64LO, SET64HI and SET64LO macro calls.
798 * support.h (SET64LO, SET64HI): Macros added.
799
5c59ec43
ILT
800Wed Feb 21 12:16:21 1996 Ian Lance Taylor <ian@cygnus.com>
801
802 * configure: Regenerate with autoconf 2.7.
803
804Tue Jan 30 08:48:18 1996 Fred Fish <fnf@cygnus.com>
805
806 * interp.c (LoadMemory): Enclose text following #endif in /* */.
807 * support.h: Remove superfluous "1" from #if.
808 * support.h (CHECKSIM): Remove stray 'a' at end of line.
809
810Mon Dec 4 11:44:40 1995 Jamie Smith <jsmith@cygnus.com>
811
812 * interp.c (StoreFPR): Control UndefinedResult() call on
813 WARN_RESULT manifest.
814
8bae0a0c
JSC
815Fri Dec 1 16:37:19 1995 James G. Smith <jsmith@cygnus.co.uk>
816
817 * gencode.c: Tidied instruction decoding, and added FP instruction
818 support.
819
820 * interp.c: Added dineroIII, and BSD profiling support. Also
821 run-time FP handling.
822
823Sun Oct 22 00:57:18 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
824
825 * Changelog, Makefile.in, README.Cygnus, configure, configure.in,
826 gencode.c, interp.c, support.h: created.
This page took 0.109773 seconds and 4 git commands to generate.