* configure: Re-generate.
[deliverable/binutils-gdb.git] / sim / mips / ChangeLog
CommitLineData
a77aa7ec
AC
1Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
2
3 * configure: Re-generate.
4
601fb8ae
MM
5Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
6
7 * configure: Regenerate to track ../common/aclocal.m4 changes.
8
53b9417e
DE
9Thu Mar 13 12:51:36 1997 Doug Evans <dje@canuck.cygnus.com>
10
11 * interp.c (sim_open): New SIM_DESC result. Argument is now
12 in argv form.
13 (other sim_*): New SIM_DESC argument.
14
15start-sanitize-r5900
16Wed Feb 26 18:32:21 1997 Gavin Koch <gavin@cygnus.com>
17
18 * gencode.c (POP_AND,POP_OR,POP_NOR,POP_XOR):
19 Change values to avoid overloading DOUBLEWORD which is tested
20 for all insns.
21 * gencode.c: reinstate "offending code".
22end-sanitize-r5900
23
24Mon Feb 24 22:47:14 1997 Dawn Perchik <dawn@cygnus.com>
25
26 * interp.c: Fix printing of addresses for non-64-bit targets.
27 (pr_addr): Add function to print address based on size.
28start-sanitize-r5900
29 * gencode.c: #ifdef out offending code until a permanent fix
30 can be added. Code is causing build errors for non-5900 mips targets.
31end-sanitize-r5900
32
33start-sanitize-r5900
34Thu Feb 20 10:40:24 1997 Gavin Koch <gavin@cetus.cygnus.com>
35
36 * gencode.c (process_instructions): Correct test for ISA dependent
37 architecture bits in isa field of MIPS_DECODE.
38
39end-sanitize-r5900
7e05106d
MA
40Wed Feb 19 14:42:09 1997 Mark Alexander <marka@cygnus.com>
41
42 * interp.c (simopen): Add support for LSI MiniRISC PMON vectors.
43
2d18fbc6 44start-sanitize-r5900
53b9417e 45Tue Feb 18 17:03:47 1997 Gavin Koch <gavin@cygnus.com>
2d18fbc6
GRK
46
47 * gencode.c (MIPS_DECODE): Correct instruction feature flags for
48 PMADDUW.
49
50end-sanitize-r5900
51Thu Feb 13 14:08:30 1997 Ian Lance Taylor <ian@cygnus.com>
52
53 * gencode.c (build_mips16_operands): Correct computation of base
54 address for extended PC relative instruction.
55
276c2d7d
GRK
56start-sanitize-r5900
57Fri Feb 7 11:12:44 1997 Gavin Koch <gavin@cygnus.com>
2d18fbc6
GRK
58
59 * Makefile.in, configure, configure.in, gencode.c,
60 interp.c, support.h: add r5900.
61
276c2d7d 62end-sanitize-r5900
da0bce9c
ILT
63Thu Feb 6 17:16:15 1997 Ian Lance Taylor <ian@cygnus.com>
64
65 * interp.c (mips16_entry): Add support for floating point cases.
66 (SignalException): Pass floating point cases to mips16_entry.
67 (ValueFPR): Don't restrict fmt_single and fmt_word to even
68 registers.
69 (StoreFPR): Likewise. Also, don't clobber fpr + 1 for fmt_single
70 or fmt_word.
71 (COP_LW): Pass fmt_word rather than fmt_uninterpreted to StoreFPR,
72 and then set the state to fmt_uninterpreted.
73 (COP_SW): Temporarily set the state to fmt_word while calling
74 ValueFPR.
75
6389d856
ILT
76Tue Feb 4 16:48:25 1997 Ian Lance Taylor <ian@cygnus.com>
77
78 * gencode.c (build_instruction): The high order may be set in the
79 comparison flags at any ISA level, not just ISA 4.
80
19c5af72
DE
81Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
82
83 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
84 COMMON_{PRE,POST}_CONFIG_FRAG instead.
85 * configure.in: sinclude ../common/aclocal.m4.
86 * configure: Regenerated.
87
736a306c
ILT
88Fri Jan 31 11:11:45 1997 Ian Lance Taylor <ian@cygnus.com>
89
90 * configure: Rebuild after change to aclocal.m4.
91
295dbbe4
SG
92Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
93
94 * configure configure.in Makefile.in: Update to new configure
95 scheme which is more compatible with WinGDB builds.
96 * configure.in: Improve comment on how to run autoconf.
97 * configure: Re-run autoconf to get new ../common/aclocal.m4.
98 * Makefile.in: Use autoconf substitution to install common
99 makefile fragment.
100
101Wed Jan 8 12:39:03 1997 Jim Wilson <wilson@cygnus.com>
102
103 * gencode.c (build_instruction): Use BigEndianCPU instead of
104 ByteSwapMem.
105
e1db0d47
MA
106Thu Jan 02 22:23:04 1997 Mark Alexander <marka@cygnus.com>
107
108 * interp.c (sim_monitor): Make output to stdout visible in
109 wingdb's I/O log window.
110
2902e8ab
MA
111Tue Dec 31 07:04:00 1996 Mark Alexander <marka@cygnus.com>
112
113 * support.h: Undo previous change to SIGTRAP
114 and SIGQUIT values.
115
7e6c297e
ILT
116Mon Dec 30 17:36:06 1996 Ian Lance Taylor <ian@cygnus.com>
117
118 * interp.c (store_word, load_word): New static functions.
119 (mips16_entry): New static function.
120 (SignalException): Look for mips16 entry and exit instructions.
121 (simulate): Use the correct index when setting fpr_state after
122 doing a pending move.
123
0049ba7a
MA
124Sun Dec 29 09:37:18 1996 Mark Alexander <marka@cygnus.com>
125
126 * interp.c: Fix byte-swapping code throughout to work on
127 both little- and big-endian hosts.
128
2510786b
MA
129Sun Dec 29 09:18:32 1996 Mark Alexander <marka@cygnus.com>
130
131 * support.h: Make definitions of SIGTRAP and SIGQUIT consistent
132 with gdb/config/i386/xm-windows.h.
133
39bf0ef4
MA
134Fri Dec 27 22:48:51 1996 Mark Alexander <marka@cygnus.com>
135
136 * gencode.c (build_instruction): Work around MSVC++ code gen bug
137 that messes up arithmetic shifts.
138
dbeec768
SG
139Fri Dec 20 11:04:05 1996 Stu Grossman (grossman@critters.cygnus.com)
140
141 * support.h: Use _WIN32 instead of __WIN32__. Also add defs for
142 SIGTRAP and SIGQUIT for _WIN32.
143
deffd638
ILT
144Thu Dec 19 14:07:27 1996 Ian Lance Taylor <ian@cygnus.com>
145
146 * gencode.c (build_instruction) [MUL]: Cast operands to word64, to
147 force a 64 bit multiplication.
148 (build_instruction) [OR]: In mips16 mode, don't do anything if the
149 destination register is 0, since that is the default mips16 nop
150 instruction.
151
aaff8437
ILT
152Mon Dec 16 14:59:38 1996 Ian Lance Taylor <ian@cygnus.com>
153
063443cf
ILT
154 * gencode.c (MIPS16_DECODE): SWRASP is I8, not RI.
155 (build_endian_shift): Don't check proc64.
156 (build_instruction): Always set memval to uword64. Cast op2 to
157 uword64 when shifting it left in memory instructions. Always use
158 the same code for stores--don't special case proc64.
159
aaff8437
ILT
160 * gencode.c (build_mips16_operands): Fix base PC value for PC
161 relative operands.
162 (build_instruction): Call JALDELAYSLOT rather than DELAYSLOT for a
163 jal instruction.
164 * interp.c (simJALDELAYSLOT): Define.
165 (JALDELAYSLOT): Define.
166 (INDELAYSLOT, INJALDELAYSLOT): Define.
167 (simulate): Clear simJALDELAYSLOT when simDELAYSLOT is cleared.
168
280f90e1
AMT
169Tue Dec 24 22:11:20 1996 Angela Marie Thomas (angela@cygnus.com)
170
171 * interp.c (sim_open): add flush_cache as a PMON routine
172 (sim_monitor): handle flush_cache by ignoring it
173
aaff8437
ILT
174Wed Dec 11 13:53:51 1996 Jim Wilson <wilson@cygnus.com>
175
176 * gencode.c (build_instruction): Use !ByteSwapMem instead of
177 BigEndianMem.
178 * interp.c (CONFIG, config_EP_{mask,shift,D,DxxDxx, config_BE): Delete.
179 (BigEndianMem): Rename to ByteSwapMem and change sense.
180 (BigEndianCPU, sim_write, LoadMemory, StoreMemory): Change
181 BigEndianMem references to !ByteSwapMem.
182 (set_endianness): New function, with prototype.
183 (sim_open): Call set_endianness.
184 (sim_info): Use simBE instead of BigEndianMem.
185 (xfer_direct_word, xfer_direct_long, swap_direct_word,
186 swap_direct_long, xfer_big_word, xfer_big_long, xfer_little_word,
187 xfer_little_long, swap_word, swap_long): Delete unnecessary MSC_VER
188 ifdefs, keeping the prototype declaration.
189 (swap_word): Rewrite correctly.
190 (ColdReset): Delete references to CONFIG. Delete endianness related
191 code; moved to set_endianness.
192
6429b296
JW
193Tue Dec 10 11:32:04 1996 Jim Wilson <wilson@cygnus.com>
194
195 * gencode.c (build_instruction, case JUMP): Truncate PC to 32 bits.
196 * interp.c (CHECKHILO): Define away.
197 (simSIGINT): New macro.
198 (membank_size): Increase from 1MB to 2MB.
199 (control_c): New function.
200 (sim_resume): Rename parameter signal to signal_number. Add local
201 variable prev. Call signal before and after simulate.
202 (sim_stop_reason): Add simSIGINT support.
203 (sim_warning, sim_error, dotrace, SignalException): Define as stdarg
204 functions always.
205 (sim_warning): Delete call to SignalException. Do call printf_filtered
206 if logfh is NULL.
207 (AddressTranslation): Add #ifdef DEBUG around debugging message and
208 a call to sim_warning.
209
210Wed Nov 27 11:53:50 1996 Ian Lance Taylor <ian@cygnus.com>
211
212 * gencode.c (process_instructions): If ! proc64, skip DOUBLEWORD
213 16 bit instructions.
214
831f59a2
ILT
215Tue Nov 26 11:53:12 1996 Ian Lance Taylor <ian@cygnus.com>
216
217 Add support for mips16 (16 bit MIPS implementation):
218 * gencode.c (inst_type): Add mips16 instruction encoding types.
219 (GETDATASIZEINSN): Define.
220 (MIPS_DECODE): Add REG flag to dsllv, dsrav, and dsrlv. Add
221 jalx. Add LEFT flag to mfhi and mflo. Add RIGHT flag to mthi and
222 mtlo.
223 (MIPS16_DECODE): New table, for mips16 instructions.
224 (bitmap_val): New static function.
225 (struct mips16_op): Define.
226 (mips16_op_table): New table, for mips16 operands.
227 (build_mips16_operands): New static function.
228 (process_instructions): If PC is odd, decode a mips16
229 instruction. Break out instruction handling into new
230 build_instruction function.
231 (build_instruction): New static function, broken out of
232 process_instructions. Check modifiers rather than flags for SHIFT
233 bit count and m[ft]{hi,lo} direction.
234 (usage): Pass program name to fprintf.
235 (main): Remove unused variable this_option_optind. Change
236 ``*loptarg++'' to ``loptarg++''.
237 (my_strtoul): Parenthesize && within ||.
350d33b8 238 * interp.c (LoadMemory): Accept a halfword pAddr if vAddr is odd.
831f59a2
ILT
239 (simulate): If PC is odd, fetch a 16 bit instruction, and
240 increment PC by 2 rather than 4.
241 * configure.in: Add case for mips16*-*-*.
242 * configure: Rebuild.
243
244Fri Nov 22 08:49:36 1996 Mark Alexander <marka@cygnus.com>
245
246 * interp.c: Allow -t to enable tracing in standalone simulator.
247 Fix garbage output in trace file and error messages.
248
e3d12c65
DE
249Wed Nov 20 01:54:37 1996 Doug Evans <dje@canuck.cygnus.com>
250
251 * Makefile.in: Delete stuff moved to ../common/Make-common.in.
252 (SIM_{OBJS,EXTRA_CFLAGS,EXTRA_CLEAN}): Define.
253 * configure.in: Simplify using macros in ../common/aclocal.m4.
254 * configure: Regenerated.
255 * tconfig.in: New file.
256
257Tue Nov 12 13:34:00 1996 Dawn Perchik <dawn@cygnus.com>
258
259 * interp.c: Fix bugs in 64-bit port.
260 Use ansi function declarations for msvc compiler.
261 Initialize and test file pointer in trace code.
262 Prevent duplicate definition of LAST_EMED_REGNUM.
263
264Tue Oct 15 11:07:06 1996 Mark Alexander <marka@cygnus.com>
265
266 * interp.c (xfer_big_long): Prevent unwanted sign extension.
267
268Thu Sep 26 17:35:00 1996 James G. Smith <jsmith@cygnus.co.uk>
269
270 * interp.c (SignalException): Check for explicit terminating
271 breakpoint value.
272 * gencode.c: Pass instruction value through SignalException()
273 calls for Trap, Breakpoint and Syscall.
274
275Thu Sep 26 11:35:17 1996 James G. Smith <jsmith@cygnus.co.uk>
276
277 * interp.c (SquareRoot): Add HAVE_SQRT check to ensure sqrt() is
278 only used on those hosts that provide it.
279 * configure.in: Add sqrt() to list of functions to be checked for.
280 * config.in: Re-generated.
281 * configure: Re-generated.
282
283Fri Sep 20 15:47:12 1996 Ian Lance Taylor <ian@cygnus.com>
284
285 * gencode.c (process_instructions): Call build_endian_shift when
286 expanding STORE RIGHT, to fix swr.
287 * support.h (SIGNEXTEND): If the sign bit is not set, explicitly
288 clear the high bits.
289 * interp.c (Convert): Fix fmt_single to fmt_long to not truncate.
290 Fix float to int conversions to produce signed values.
291
cc5201d7
ILT
292Thu Sep 19 15:34:17 1996 Ian Lance Taylor <ian@cygnus.com>
293
458e1f58
ILT
294 * gencode.c (MIPS_DECODE): Set UNSIGNED for multu instruction.
295 (process_instructions): Correct handling of nor instruction.
296 Correct shift count for 32 bit shift instructions. Correct sign
297 extension for arithmetic shifts to not shift the number of bits in
298 the type. Fix 64 bit multiply high word calculation. Fix 32 bit
299 unsigned multiply. Fix ldxc1 and friends to use coprocessor 1.
300 Fix madd.
c05d1721
ILT
301 * interp.c (CHECKHILO): Don't set HIACCESS, LOACCESS, or HLPC.
302 It's OK to have a mult follow a mult. What's not OK is to have a
303 mult follow an mfhi.
458e1f58 304 (Convert): Comment out incorrect rounding code.
cc5201d7 305
f24b7b69
JSC
306Mon Sep 16 11:38:16 1996 James G. Smith <jsmith@cygnus.co.uk>
307
308 * interp.c (sim_monitor): Improved monitor printf
309 simulation. Tidied up simulator warnings, and added "--log" option
310 for directing warning message output.
311 * gencode.c: Use sim_warning() rather than WARNING macro.
312
313Thu Aug 22 15:03:12 1996 Ian Lance Taylor <ian@cygnus.com>
314
315 * Makefile.in (gencode): Depend upon gencode.o, getopt.o, and
316 getopt1.o, rather than on gencode.c. Link objects together.
317 Don't link against -liberty.
318 (gencode.o, getopt.o, getopt1.o): New targets.
319 * gencode.c: Include <ctype.h> and "ansidecl.h".
320 (AND): Undefine after including "ansidecl.h".
321 (ULONG_MAX): Define if not defined.
322 (OP_*): Don't define macros; now defined in opcode/mips.h.
323 (main): Call my_strtoul rather than strtoul.
324 (my_strtoul): New static function.
325
326Wed Jul 17 18:12:38 1996 Stu Grossman (grossman@critters.cygnus.com)
327
328 * gencode.c (process_instructions): Generate word64 and uword64
329 instead of `long long' and `unsigned long long' data types.
330 * interp.c: #include sysdep.h to get signals, and define default
331 for SIGBUS.
332 * (Convert): Work around for Visual-C++ compiler bug with type
333 conversion.
334 * support.h: Make things compile under Visual-C++ by using
335 __int64 instead of `long long'. Change many refs to long long
336 into word64/uword64 typedefs.
337
a271d1d9
JM
338Wed Jun 26 12:24:55 1996 Jason Molenda (crash@godzilla.cygnus.co.jp)
339
340 * Makefile.in (bindir, libdir, datadir, mandir, infodir, includedir,
341 INSTALL_PROGRAM, INSTALL_DATA): Use autoconf-set values.
342 (docdir): Removed.
343 * configure.in (AC_PREREQ): autoconf 2.5 or higher.
344 (AC_PROG_INSTALL): Added.
345 (AC_PROG_CC): Moved to before configure.host call.
346 * configure: Rebuilt.
347
348Wed Jun 5 08:28:13 1996 James G. Smith <jsmith@cygnus.co.uk>
349
350 * configure.in: Define @SIMCONF@ depending on mips target.
351 * configure: Rebuild.
352 * Makefile.in (run): Add @SIMCONF@ to control simulator
353 construction.
354 * gencode.c: Change LOADDRMASK to 64bit memory model only.
355 * interp.c: Remove some debugging, provide more detailed error
356 messages, update memory accesses to use LOADDRMASK.
357
4fa134be
ILT
358Mon Jun 3 11:55:03 1996 Ian Lance Taylor <ian@cygnus.com>
359
360 * configure.in: Add calls to AC_CONFIG_HEADER, AC_CHECK_HEADERS,
361 AC_CHECK_LIB, and AC_CHECK_FUNCS. Change AC_OUTPUT to set
362 stamp-h.
363 * configure: Rebuild.
364 * config.in: New file, generated by autoheader.
365 * interp.c: Include "config.h". Include <stdlib.h>, <string.h>,
366 and <strings.h> if they exist. Replace #ifdef sun with #ifdef
367 HAVE_ANINT and HAVE_AINT, as appropriate.
368 * Makefile.in (run): Use @LIBS@ rather than -lm.
369 (interp.o): Depend upon config.h.
370 (Makefile): Just rebuild Makefile.
371 (clean): Remove stamp-h.
372 (mostlyclean): Make the same as clean, not as distclean.
373 (config.h, stamp-h): New targets.
374
375Fri May 10 00:41:17 1996 James G. Smith <jsmith@cygnus.co.uk>
376
377 * interp.c (ColdReset): Fix boolean test. Make all simulator
378 globals static.
379
f7481d45
JSC
380Wed May 8 15:12:58 1996 James G. Smith <jsmith@cygnus.co.uk>
381
382 * interp.c (xfer_direct_word, xfer_direct_long,
383 swap_direct_word, swap_direct_long, xfer_big_word,
384 xfer_big_long, xfer_little_word, xfer_little_long,
385 swap_word,swap_long): Added.
386 * interp.c (ColdReset): Provide function indirection to
387 host<->simulated_target transfer routines.
388 * interp.c (sim_store_register, sim_fetch_register): Updated to
389 make use of indirected transfer routines.
390
391Fri Apr 19 15:48:24 1996 James G. Smith <jsmith@cygnus.co.uk>
392
393 * gencode.c (process_instructions): Ensure FP ABS instruction
394 recognised.
395 * interp.c (AbsoluteValue): Add routine. Also provide simple PMON
396 system call support.
397
8b554809
JSC
398Wed Apr 10 09:51:38 1996 James G. Smith <jsmith@cygnus.co.uk>
399
400 * interp.c (sim_do_command): Complain if callback structure not
401 initialised.
402
d0757082
JSC
403Thu Mar 28 13:50:51 1996 James G. Smith <jsmith@cygnus.co.uk>
404
405 * interp.c (Convert): Provide round-to-nearest and round-to-zero
406 support for Sun hosts.
407 * Makefile.in (gencode): Ensure the host compiler and libraries
408 used for cross-hosted build.
409
e871dd18
JSC
410Wed Mar 27 14:42:12 1996 James G. Smith <jsmith@cygnus.co.uk>
411
412 * interp.c, gencode.c: Some more (TODO) tidying.
413
414Thu Mar 7 11:19:33 1996 James G. Smith <jsmith@cygnus.co.uk>
415
416 * gencode.c, interp.c: Replaced explicit long long references with
417 WORD64HI, WORD64LO, SET64HI and SET64LO macro calls.
418 * support.h (SET64LO, SET64HI): Macros added.
419
5c59ec43
ILT
420Wed Feb 21 12:16:21 1996 Ian Lance Taylor <ian@cygnus.com>
421
422 * configure: Regenerate with autoconf 2.7.
423
424Tue Jan 30 08:48:18 1996 Fred Fish <fnf@cygnus.com>
425
426 * interp.c (LoadMemory): Enclose text following #endif in /* */.
427 * support.h: Remove superfluous "1" from #if.
428 * support.h (CHECKSIM): Remove stray 'a' at end of line.
429
430Mon Dec 4 11:44:40 1995 Jamie Smith <jsmith@cygnus.com>
431
432 * interp.c (StoreFPR): Control UndefinedResult() call on
433 WARN_RESULT manifest.
434
8bae0a0c
JSC
435Fri Dec 1 16:37:19 1995 James G. Smith <jsmith@cygnus.co.uk>
436
437 * gencode.c: Tidied instruction decoding, and added FP instruction
438 support.
439
440 * interp.c: Added dineroIII, and BSD profiling support. Also
441 run-time FP handling.
442
443Sun Oct 22 00:57:18 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
444
445 * Changelog, Makefile.in, README.Cygnus, configure, configure.in,
446 gencode.c, interp.c, support.h: created.
This page took 0.079135 seconds and 4 git commands to generate.