projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix --diable-shared --enable-plugins build breakage
[deliverable/binutils-gdb.git] / sim / mn10300 / ChangeLog
CommitLineData
2974be62
AM		 12014-08-19 Alan Modra <amodra@gmail.com>
2
3 * configure: Regenerate.
4
faa743bb
RM		 52014-08-15 Roland McGrath <mcgrathr@google.com>
6
7 * configure: Regenerate.
8 * config.in: Regenerate.
9
1a8a700e
MF		 102014-03-04 Mike Frysinger <vapier@gentoo.org>
11
12 * configure: Regenerate.
13
bf3d9781
AM		 142013-09-23 Alan Modra <amodra@gmail.com>
15
16 * configure: Regenerate.
17
31e6ad7d
MF		 182013-06-03 Mike Frysinger <vapier@gentoo.org>
19
20 * aclocal.m4, configure: Regenerate.
21
d3685d60
TT		 222013-05-10 Freddie Chopin <freddie_chopin@op.pl>
23
24 * configure: Rebuild.
25
1517bd27
MF		 262013-03-26 Mike Frysinger <vapier@gentoo.org>
27
28 * configure: Regenerate.
29
fb61c40a
JS		 302013-03-23 Joel Sherrill <joel.sherrill@oarcorp.com>
31
32 * configure.ac: Fail if dv-sockser.o not available.
33 Error when --disable-sim-hardware is specified.
34 * tconfig.in: Conditionalize use of dv_sockser_install.
35 * configure: Regenerated.
36 * config.in: Regenerated.
37
e8c21678
HPN		 382012-06-17 Hans-Peter Nilsson <hp@axis.com>
39
40 * interp.c: Include config.h first. Do not include sysdep.h.
41
5f3ef9d0
JB		 422012-06-15 Joel Brobecker <brobecker@adacore.com>
43
44 * config.in, configure: Regenerate.
45
2232061b
MF		 462012-03-24 Mike Frysinger <vapier@gentoo.org>
47
48 * aclocal.m4, config.in, configure: Regenerate.
49
f95586a4
KB		 502012-02-16 Kevin Buettner <kevinb@redhat.com>
51
52 * interp.c (sim_fetch_register): Return length, not -1.
53
12c3e59c
JB		 542012-01-02 Joel Brobecker <brobecker@adacore.com>
55
56 * sim-main.h: Reformat copyright header.
57
db2e4d67
MF		 582011-12-03 Mike Frysinger <vapier@gentoo.org>
59
60 * aclocal.m4: New file.
61 * configure: Regenerate.
62
481d7981
MF		 632011-11-07 Mike Frysinger <vapier@gentoo.org>
64
65 PR sim/9302
66 * dv-mn103iop.c (write_dedicated_control_reg): Convert && to &.
67
4399a56b
MF		 682011-10-19 Mike Frysinger <vapier@gentoo.org>
69
70 * configure: Regenerate after common/acinclude.m4 update.
71
9c082ca8
MF		 722011-10-17 Mike Frysinger <vapier@gentoo.org>
73
74 * configure.ac: Change include to common/acinclude.m4.
75
6ffe910a
MF		 762011-10-17 Mike Frysinger <vapier@gentoo.org>
77
78 * configure.ac: Change AC_PREREQ to 2.64. Delete AC_CONFIG_HEADER
79 call. Replace common.m4 include with SIM_AC_COMMON.
80 * configure: Regenerate.
81
2419798b
MF		 822011-07-05 Mike Frysinger <vapier@gentoo.org>
83
84 * interp.c (sim_do_command): Delete.
85
be07a3d3
NC		 862011-06-20 Nick Clifton <nickc@redhat.com>
87
88 * am33.igen (sub Rm,Rn,Rd): Fix computation of carry flag.
89
dae477fe
AB		 902011-01-11 Andrew Burgess <aburgess@broadcom.com>
91
92 * interp.c (sim_store_register): Update return value to
93 match new API.
94
952ad68f
MF		 952010-04-19 Mike Frysinger <vapier@gentoo.org>
96
97 * dv-mn103ser.c (sockser_addr, USE_SOCKSER_P): Delete
98 (do_polling_event): Change USE_SOCKSER_P to dv_sockser_status.
99 (read_status_reg): Likewise.
100 (write_txb): Likewise.
101
3725885a
RW		 1022010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
103
104 * configure: Regenerate.
105
d6416cdc
RW		 1062009-08-22 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
107
81ecdfbb
RW		 108 * config.in: Regenerate.
109 * configure: Likewise.
110
d6416cdc
RW		 111 * configure: Regenerate.
112
b5bd9624
HPN		 1132008-07-11 Hans-Peter Nilsson <hp@axis.com>
114
115 * configure: Regenerate to track ../common/common.m4 changes.
116 * config.in: Ditto.
117
6efef468
JM		 1182008-06-06 Vladimir Prus <vladimir@codesourcery.com>
119 Daniel Jacobowitz <dan@codesourcery.com>
120 Joseph Myers <joseph@codesourcery.com>
121
122 * configure: Regenerate.
123
edc5d9ec
HPN		 1242006-12-21 Hans-Peter Nilsson <hp@axis.com>
125
126 * acconfig.h: Remove.
127 * config.in: Regenerate.
128
e85e3205
RE		 1292006-06-13 Richard Earnshaw <rearnsha@arm.com>
130
131 * configure: Regenerated.
132
2f0122dc
DJ		 1332006-06-05 Daniel Jacobowitz <dan@codesourcery.com>
134
135 * configure: Regenerated.
136
20e95c23
DJ		 1372006-05-31 Daniel Jacobowitz <dan@codesourcery.com>
138
139 * configure: Regenerated.
140
b3a3ffef
HPN		 1412006-03-29 Hans-Peter Nilsson <hp@axis.com>
142
143 * configure: Regenerate.
144
2b193c4a
MK		 1452005-03-23 Mark Kettenis <kettenis@gnu.org>
146
147 * configure: Regenerate.
148
35695fd6
AC		 1492005-01-14 Andrew Cagney <cagney@gnu.org>
150
151 * configure.ac: Sinclude aclocal.m4 before common.m4. Add
152 explicit call to AC_CONFIG_HEADER.
153 * configure: Regenerate.
154
f0569246
AC		 1552005-01-12 Andrew Cagney <cagney@gnu.org>
156
157 * configure.ac: Update to use ../common/common.m4.
158 * configure: Re-generate.
159
38f48d72
AC		 1602005-01-11 Andrew Cagney <cagney@localhost.localdomain>
161
162 * configure: Regenerated to track ../common/aclocal.m4 changes.
163
b7026657
AC		 1642005-01-07 Andrew Cagney <cagney@gnu.org>
165
166 * configure.ac: Rename configure.in, require autoconf 2.59.
167 * configure: Re-generate.
168
379832de
HPN		 1692004-12-08 Hans-Peter Nilsson <hp@axis.com>
170
171 * configure: Regenerate for ../common/aclocal.m4 update.
172
599e0b9e
AO		 1732004-06-26 Alexandre Oliva <aoliva@redhat.com>
174
c76b4bab
AO		 175 2000-08-07 Graham Stott <grahams@cygnus.co.uk>
176 * am33-2.igen (fmadd, fmsub, fmnadd, fmnsub): Correct typo.
177 2000-05-29 Alexandre Oliva <aoliva@cygnus.com>
178 * interp.c (fpu_disabled_exception, fpu_unimp_exception,
179 fpu_check_signal_exception): Take additional state arguments.
180 Print exception type and call program_interrupt. Adjust callers.
181 (fpu_rsqrt, fpu_cmp, fpu_add, fpu_sub, fpu_mul, fpu_div,
182 fpu_fmadd, fpu_fmsub, fpu_fnmadd, fpu_fnmsub): Take additional
183 arguments.
184 * mn10300_sim.h (fpu_disabled_exception, fpu_unimp_exception,
185 fpu_check_signal_exception): Adjust prototypes.
186 (fpu_rsqrt, fpu_cmp, fpu_add, fpu_sub, fpu_mul, fpu_div,
187 fpu_fmadd, fpu_fmsub, fpu_fnmadd, fpu_fnmsub): Likewise.
188 * am33-2.igen: Adjust calls.
189 2000-05-19 Alexandre Oliva <aoliva@cygnus.com>
190 * op_utils.c (cmp2fcc): Moved...
191 * interp.c: ... here.
192 2000-05-18 Alexandre Oliva <aoliva@cygnus.com>
193 * am33-2.igen: Use `unsigned32', `signed32', `unsigned64' or
194 `signed64' where type width is relevant.
195 2000-05-15 Alexandre Oliva <aoliva@cygnus.com>
196 * mn10300_sim.h: Include sim-fpu.h.
197 (FD2FPU, FPU2FD): Enclose the FD argument in parentheses.
198 (fpu_check_signal_exception): Declare.
199 (struct fp_prec_t, fp_single_prec, fp_double_prec): Likewise.
200 (FP_SINGLE, FP_DOUBLE): Shorthands for fp_*_prec.
201 (fpu_rsqrt, fpu_cmp, fpu_add, fpu_sub, fpu_mul, fpu_div,
202 fpu_fmadd, fpu_fmsub, fpu_fnmadd, fpu_fnmsub): Declare.
203 * interp.c (fpu_disabled_exception): Document.
204 (fpu_unimp_exception): Likewise.
205 (fpu_check_signal_exception): Define.
206 (reg2val_32, round_32, val2reg_32, fp_single_prec): Likewise.
207 (reg2val_64, round_64, val2reg_64, fp_double_prec): Likewise.
208 (REG2VAL, ROUND, VAL2REG): Define shorthands.
209 (fpu_status_ok): Define.
210 (fpu_rsqrt, fpu_cmp, fpu_add, fpu_sub, fpu_mul, fpu_div,
211 fpu_fmadd, fpu_fmsub, fpu_fnmadd, fpu_fnmsub): Define.
212 * am33-2.igen (frsqrt, fcmp, fadd, fsub, fmul, fdiv,
213 fmadd, fmsub, fnmadd, fnmsub): Use new functions.
214 2000-04-27 Alexandre Oliva <aoliva@cygnus.com>
215 * interp.c (sim_create_inferior): Set PSW bit to enable FP insns
216 if architecture is AM33/2.0.
217 * am33.igen: Include am33-2.igen.
218 2000-04-23 Alexandre Oliva <aoliva@cygnus.com>
219 * mn10300.igen (movm, call, ret, retf): Check for am33_2 too.
220 * am33.igen (movm): Likewise.
221 2000-04-19 Alexandre Oliva <aoliva@cygnus.com>
222 * am33.igen: Added `*am33_2' to some instructions that were
223 missing it.
224 2000-04-07 Alexandre Oliva <aoliva@cygnus.com>
225 * am33-2.igen: New file. All insns implemented, but FP flags are
226 only set for fcmp, exceptional conditions are not handled yet.
227 * Makefile.in (IGEN_INSN): Added am33-2.igen.
228 (tmp-igen): Added -M am33_2.
229 * mn10300.igen, am33.igen: Added `*am33_2' to all insns.
230 * gencode.c: Support FMT_D3.
231 * mn10300_sim.h (dword): New type.
232 (struct _state): Added fpregs.
233 (REG_FPCR, FPCR): New define. All assorted bitmaps.
234 (XS2FS, AS2FS, Xf2FD): New macros.
235 (FS2FPU, FD2FPU, FPU2FS, FPU2FD): Likewise.
236 (load_dword, store_dword): New functions or macros.
237 (u642dw, dw2u64): New functions.
238 (fpu_disabled_exception, fpu_unimp_exception): Declared.
239 * interp.c (fpu_disabled_exception): Defined; no actual
240 implementation.
241 (fpu_unimp_exception): Likewise.
242 * op_utils.c (cmp2fcc): New function.
243
489503ee
AO		 244 * interp.c, mn10300_sim.h, op_utils.c: Convert function prototypes
245 and definitions to ISO C.
246
622c89b6
AO		 247 * gencode.c, simops.c: Delete.
248 * Makefile.in: Remove non-COMMON dependencies and commands.
249
599e0b9e
AO		 250 * configure.in: Use common simulator always. Don't subst sim_gen
251 nor mn10300_common.
252 * configure: Rebuilt.
253 * Makefile.in (WITHOUT_COMMON_OBJS, WITHOUT_COMMON_INTERP_DEP,
254 WITHOUT_COMMON_RUN_OBJS): Remove.
255 (WITH_COMMON_OBJS): Rename to MN10300_OBJS.
256 (WITH_COMMON_INTERP_DEP): Rename to MN10300_INTERP_DEP.
257 (WITH_COMMON_RUN_OBJS): Rename to SIM_RUN_OBJS.
258 (SIM_EXTRA_CFLAGS): Don't use @sim_gen@.
259 * interp.c: Remove non-common bits.
260 * mn10300_sim.h: Likewise.
261
e158f0a0
AC		 2622003-08-28 Andrew Cagney <cagney@redhat.com>
263
264 * dv-mn103ser.c (do_polling_event): Change type of "serial_reg" to
265 "long".
266 (read_status_reg): Cast "serial_reg" to "long".
267 * dv-mn103tim.c (do_counter_event): Change type of "timer_nr" to
268 "long".
269 (do_counter6_event, write_mode_reg, write_tm6md): Ditto.
270
6b4a8935
AC		 2712003-02-27 Andrew Cagney <cagney@redhat.com>
272
273 * interp.c (sim_open, sim_create_inferior, sim_open)
274 (sim_create_inferior): Rename _bfd to bfd.
275
dbd7cd63
AC		 2762003-02-26 Andrew Cagney <cagney@redhat.com>
277
278 * am33.igen: Call sim_engine_abort instead of abort.
279
bb6317d3
DC		 2802003-02-26 David Carlton <carlton@math.stanford.edu>
281
282 * dv-mn103tim.c (read_special_timer6_reg): Add break after
283 empty default: label.
284 (write_special_timer6_reg): Ditto.
285 Update copyright.
286
6c0a25e9
AC		 2872002-11-28 Andrew Cagney <cagney@redhat.com>
288
289 * sim-main.h: Only include "idecode.h" once.
290 * Makefile.in (SIM_EXTRA_DEPS): Define.
291
c8cca39f
AC		 2922002-06-16 Andrew Cagney <ac131313@redhat.com>
293
294 * configure: Regenerated to track ../common/aclocal.m4 changes.
295
3c25f8c7
AC		 2962002-06-09 Andrew Cagney <cagney@redhat.com>
297
298 * Makefile.in (INCLUDE): Update path to callback.h.
299 * mn10300_sim.h: Include "gdb/callback.h" and "gdb/remote-sim.h".
300 * tconfig.in: Ditto.
301
ff88f59d
JB		 3022001-05-06 Jim Blandy <jimb@redhat.com>
303
304 * mn10300.igen: Doc fixes.
305
cc274e7c
AO		 3062001-04-26 Alexandre Oliva <aoliva@redhat.com>
307
308 * Makefile.in (idecode.o, op_utils.o, semantics.o, simops.o):
309 Depend on targ-vals.h.
310
d4424ada
C		 3112001-04-15 J.T. Conklin <jtc@redback.com>
312
313 * Makefile.in (simops.o): Add simops.h to dependency list.
314
5425ca99
AO		 315Wed Aug 9 02:24:53 2000 Graham Stott <grahams@cygnus.co.uk>
316
317 * am33.igen: Warning clean-up.
318 (movm): Initialize PC and mask.
319 (mov, movbu, movhu): Set srcreg2 from RI0.
320 (bsch): Initialize c.
321 (sat16_cmp): Actually do the comparison.
322 (mov_llt): Do not overwrite dstreg with uninitialized variable.
323
eb2d80b4
AC		 324Tue May 23 21:39:23 2000 Andrew Cagney <cagney@b1.cygnus.com>
325
326 * configure: Regenerated to track ../common/aclocal.m4 changes.
327
e33c0364
AO		 3282000-05-22 Alexandre Oliva <aoliva@cygnus.com>
329
330 * am33.igen: Fix leading comments of SP-relative offset insns that
331 referred to other registers. Make their offsets unsigned.
332
24a39d88
AO		 3332000-05-18 Alexandre Oliva <aoliva@cygnus.com>
334
335 * mn10300_sim.h (genericAdd, genericSub, genericCmp, genericOr,
336 genericXor, genericBtst): Use `unsigned32'.
337 * op_utils.c: Likewise.
338 * mn10300.igen, am33.igen: Use `unsigned32', `signed32',
339 `unsigned64' or `signed64' where type width is relevant.
340
bfa8561f
AO		 3412000-04-25 Alexandre Oliva <aoliva@cygnus.com>
342
343 * am33.igen (inc4 Rn): Use genericAdd so as to modify flags.
344
d8e7020f
AO		 3452000-04-09 Alexandre Oliva <aoliva@cygnus.com>
346
347 * am33.igen: Make SP-relative offsets unsigned. Add `*am33' for
348 some instructions that were missing it.
349
a9e3a739
FCE		 3502000-03-03 Alexandre Oliva <oliva@lsd.ic.unicamp.br>
351
352 * Makefile.in (IGEN_INSN): Added am33.igen.
353
d4f3574e
SS		 354Thu Sep 2 18:15:53 1999 Andrew Cagney <cagney@b1.cygnus.com>
355
356 * configure: Regenerated to track ../common/aclocal.m4 changes.
357
adf40b2e
JM		 358Tue Jul 13 13:26:20 1999 Andrew Cagney <cagney@b1.cygnus.com>
359
360 * interp.c: Clarify error message reporting an unknown board.
361
cd0fc7c3
SS		 3621999-05-08 Felix Lee <flee@cygnus.com>
363
364 * configure: Regenerated to track ../common/aclocal.m4 changes.
365
7a292a7a
SS		 3661999-04-16 Frank Ch. Eigler <fche@cygnus.com>
367
368 * interp.c (program_interrupt): Detect undesired recursion using
369 static flag. Set NMIRC register's SYSEF flag during
370 --board=stdeval1 mode.
371 * dv-mn103-int.c (write_icr): Add backdoor address to allow CPU to
372 set SYSEF flag.
373
3741999-04-02 Keith Seitz <keiths@cygnus.com>
375
376 * Makefile.in (SIM_EXTRA_CFLAGS): Define a POLL_QUIT_INTERVAL
377 for use in the simulator so that the poll_quit callback is
378 not called too often.
379
380Tue Mar 9 21:26:41 1999 Andrew Cagney <cagney@b1.cygnus.com>
381
382 * dv-mn103int.c (mn103int_ioctl): Return something.
383 * dv-mn103tim.c (write_tm6md): GCC suggested parentheses around &&
384 within ||.
385
386Tue Feb 16 23:57:17 1999 Jeffrey A Law (law@cygnus.com)
387
388 * mn10300.igen (retf): Fix return address computation and store
389 the new pc value into nia.
390
c906108c
SS		 3911998-12-29 Frank Ch. Eigler <fche@cygnus.com>
392
393 * Makefile.in (WITH_COMMON_OBJS): Build also dv-sockser.o.
394 * interp.c (sim_open): Add stub mn103002 cache control memory regions.
395 Set OPERATING_ENVIRONMENT on "stdeval1" board.
396 (mn10300_core_signal): New function to intercept memory errors.
397 (program_interrupt): New function to dispatch to exception vector
398 (mn10300_exception_*): New functions to snapshot pre/post exception
399 state.
400 * sim-main.h (SIM_CORE_SIGNAL): Define hook - call mn10300_core_signal.
401 (SIM_ENGINE_HALT_HOOK): Do nothing.
402 (SIM_CPU_EXCEPTION*): Define hooks to call mn10300_cpu_exception*().
403 (_sim_cpu): Add exc_* fields to store register value snapshots.
404 * dv-mn103ser.c (*): Support dv-sockser backend for UART I/O.
405 Various endianness and warning fixes.
406 * mn10300.igen (illegal): Call program_interrupt on error.
407 (break): Call program_interrupt on breakpoint
408
409 Several changes from <janczyn@cygnus.com> and <cagney@cygnus.com>
410 merged in:
411 * dv-mn103int.c (mn103int_ioctl): New function for NMI
412 generation. (mn103int_finish): Install it as ioctl handler.
413 * dv-mn103tim.c: Support timer 6 specially. Endianness fixes.
414
c2d11a7d
JM		 415Wed Oct 14 12:11:05 1998 Jeffrey A Law (law@cygnus.com)
416
417 * am33.igen: Allow autoincrement stores using the same register
418 for source and destination operands.
419
420Mon Aug 31 10:19:55 1998 Jeffrey A Law (law@cygnus.com)
421
422 * am33.igen: Reverse HI/LO outputs of 4 operand "mul" and "mulu".
423
c906108c
SS		 424Fri Aug 28 14:40:49 1998 Joyce Janczyn <janczyn@cygnus.com>
425
426 * interp.c (sim_open): Check for invalid --board option, fix
427 indentation, allocate memory for mem control and DMA regs.
428
429Wed Aug 26 09:29:38 1998 Joyce Janczyn <janczyn@cygnus.com>
430
431 * mn10300.igen (div,divu): Fix divide instructions so divide by 0
432 behaves like the hardware.
433
434Mon Aug 24 11:50:09 1998 Joyce Janczyn <janczyn@cygnus.com>
435
436 * sim-main.h (SIM_HANDLES_LMA): Define SIM_HANDLES_LMA.
437
c2d11a7d
JM		 438Wed Aug 12 12:36:07 1998 Jeffrey A Law (law@cygnus.com)
439
440 * am33.igen: Handle case where first DSP operation modifies a
441 register used in the second DSP operation correctly.
442
443Tue Jul 28 10:10:25 1998 Jeffrey A Law (law@cygnus.com)
444
445 * am33.igen: Detect cases where two operands must not match for
446 DSP instructions too.
447
448Mon Jul 27 12:04:17 1998 Jeffrey A Law (law@cygnus.com)
449
450 * am33.igen: Detect cases where two operands must not match in
451 non-DSP instructions.
452
c906108c
SS		 453Fri Jul 24 18:15:21 1998 Joyce Janczyn <janczyn@cygnus.com>
454
455 * op_utils.c (do_syscall): Rewrite to use common/syscall.c.
456 (syscall_read_mem, syscall_write_mem): New functions for syscall
457 callbacks.
458 * mn10300_sim.h: Add prototypes for syscall_read_mem and
459 syscall_write_mem.
460 * mn10300.igen: Change C++ style comments to C style comments.
461 Check for divide by zero in div and divu ops.
462
c2d11a7d
JM		 463Fri Jul 24 12:49:28 1998 Jeffrey A Law (law@cygnus.com)
464
465 * am33.igen (translate_xreg): New function. Use it as needed.
466
467Thu Jul 23 10:05:28 1998 Jeffrey A Law (law@cygnus.com)
468
469 * am33.igen: Add some missing instructions.
470
471 * am33.igen: Autoincrement loads/store fixes.
472
473Tue Jul 21 09:48:14 1998 Jeffrey A Law (law@cygnus.com)
474
475 * am33.igen: Add mov_lCC DSP instructions.
476
477 * am33.igen: Add most am33 DSP instructions.
478
c906108c
SS		 479Thu Jul 9 10:06:55 1998 Jeffrey A Law (law@cygnus.com)
480
481 * mn10300.igen: Fix Z bit for addc and subc instructions.
482 Minor fixes in multiply/divide patterns.
483
c2d11a7d
JM		 484 * am33.igen: Add missing mul[u] imm32,Rn. Fix condition code
485 handling for many instructions. Fix sign extension for some
486 24bit immediates.
487
488 * am33.igen: Fix Z bit for remaining addc/subc instructions.
489 Do not sign extend immediate for mov imm,XRn.
490 More random mul, mac & div fixes.
491 Remove some unused variables.
492 Sign extend 24bit displacement in memory addresses.
493
494 * am33.igen: Fix Z bit for addc Rm,Rn and subc Rm,Rn. Various
495 fixes to 2 register multiply, divide and mac instructions. Set
496 Z,N correctly for sat16. Sign extend 24 bit immediate for add,
497 and sub instructions.
498
499 * am33.igen: Add remaining non-DSP instructions.
500
501Wed Jul 8 16:29:12 1998 Jeffrey A Law (law@cygnus.com)
502
503 * am33.igen (translate_rreg): New function. Use it as appropriate.
504
505 * am33.igen: More am33 instructions. Fix "div".
506
507Mon Jul 6 15:39:22 1998 Jeffrey A Law (law@cygnus.com)
508
509 * mn10300.igen: Add am33 support.
510
511 * Makefile.in: Use multi-sim to support both a mn10300 and am33
512 simulator.
513
514 * am33.igen: Add many more am33 instructions.
c906108c
SS		 515
516Wed Jul 1 17:07:09 1998 Jeffrey A Law (law@cygnus.com)
517
518 * mn10300_sim.h (FETCH24): Define.
519
c2d11a7d
JM		 520 * mn10300_sim.h: Add defines for some registers found on the AM33.
521 * am33.igen: New file with some am33 support.
c906108c
SS		 522
523Tue Jun 30 11:23:20 1998 Jeffrey A Law (law@cygnus.com)
524
525 * mn10300_sim.h: Include bfd.h
526 (struct state): Add more room for processor specific registers.
c2d11a7d 527 (REG_E0): Define.
c906108c
SS		 528
529Thu Jun 25 10:12:03 1998 Joyce Janczyn <janczyn@cygnus.com>
530
531 * dv-mn103tim.c: Include sim-assert.h
532 * dv-mn103ser.c (do_polling_event): Check for incoming data on
533 serial line and schedule next polling event.
534 (read_status_reg): schedule events to check for incoming data on
535 serial line and issue interrupt if necessary.
536
537Fri Jun 19 16:47:27 1998 Joyce Janczyn <janczyn@cygnus.com>
538
539 * interp.c (sim_open): hook up serial 1 and 2 ports properly (typo).
540
541Fri Jun 19 11:59:26 1998 Joyce Janczyn <janczyn@cygnus.com>
542
543 * interp.c (board): Rename am32 to stdeval1 as this is the name
544 consistently used to refer to the mn1030002 board.
545
546Thu June 18 14:37:14 1998 Joyce Janczyn <janczyn@cygnus.com>
547 * interp.c (sim_open): Fix typo in address of EXTMD register
548 (0x34000280, not 0x3400280).
549
550Wed Jun 17 18:00:18 1998 Jeffrey A Law (law@cygnus.com)
551
552 * simops.c (syscall): Handle change in opcode # for syscall.
553 * mn10300.igen (syscall): Likewise.
554
555Tue June 16 09:36:21 1998 Joyce Janczyn <janczyn@cygnus.com>
556 * dv-mn103int.c (mn103int_finish): Regular interrupts (not NMI or
557 reset) are not enabled on reset.
558
559Sun June 14 17:04:00 1998 Joyce Janczyn <janczyn@cygnus.com>
560 * dv-mn103iop.c (write_*_reg): Check for attempt to write r/o
561 register bits.
562 * dv-mn103ser.c: Fill in methods for reading and writing to serial
563 device registers.
564 * interp.c (sim_open): Make the serial device a polling device.
565
566Fri June 12 16:24:00 1998 Joyce Janczyn <janczyn@cygnus.com>
567 * dv-mn103iop.c: New file for handling am32 io ports.
568 * configure.in: Add mn103iop to hw_device list.
569 * configure: Re-generate.
570 * interp.c (sim_open): Create io port device.
571
572Wed June 10 14:34:00 1998 Joyce Janczyn <janczyn@cygnus.com>
573 * dv-mn103int.c (external_group): Use enumerated types to access
574 correct group addresses.
575 * dv-mn103tim.c (do_counter_event): Underflow of cascaded timer
576 triggers an interrupt on the higher-numbered timer's port.
577
578Mon June 8 13:30:00 1998 Joyce Janczyn <janczyn@cygnus.com>
579 * interp.c: (mn10300_option_handler): New function parses arguments
580 using sim-options.
581 * (board): Add --board option for specifying am32.
582 * (sim_open): Create new timer and serial devices and control
583 configuration of other am32 devices via board option.
584 * dv-mn103tim.c, dv-mn103ser.c: New files for timers and serial devices.
585 * dv-mn103cpu.c: Fix typos in opening comments.
586 * dv-mn103int.c: Adjust interrupt controller settings for am32 instead of am30.
587 * configure.in: Add mn103tim and mn103ser to hw_device list.
588 * configure: Re-generate.
589
590Mon May 25 20:50:35 1998 Andrew Cagney <cagney@b1.cygnus.com>
591
592 * dv-mn103int.c, dv-mn103cpu.c: Rename *_callback to *_method.
593
594 * dv-mn103cpu.c, dv-mn103int.c: Include hw-main.h and
595 sim-main.h. Declare a struct hw_descriptor instead of struct
596 hw_device_descriptor.
597
598Mon May 25 17:33:33 1998 Andrew Cagney <cagney@b1.cygnus.com>
599
600 * dv-mn103cpu.c (struct mn103cpu): Change type of pending_handler
601 to struct hw_event.
602
603Fri May 22 12:17:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
604
605 * configure.in (SIM_AC_OPTION_HARDWARE): Add argument "yes".
606
607Wed May 6 13:29:06 1998 Andrew Cagney <cagney@b1.cygnus.com>
608
609 * interp.c (sim_open): Create a polling PAL device.
610
611Fri May 1 16:39:15 1998 Andrew Cagney <cagney@b1.cygnus.com>
612
613 * dv-mn103int.c (mn103int_port_event):
614 (mn103int_port_event):
615 (mn103int_io_read_buffer):
616 (mn103int_io_write_buffer):
617
618 * dv-mn103cpu.c (deliver_mn103cpu_interrupt): Drop CPU/CIA args.
619 (mn103cpu_port_event): Ditto.
620 (mn103cpu_io_read_buffer): Ditto.
621 (mn103cpu_io_write_buffer): Ditto.
622
623Tue Apr 28 18:33:31 1998 Geoffrey Noer <noer@cygnus.com>
624
625 * configure: Regenerated to track ../common/aclocal.m4 changes.
626
627Sun Apr 26 15:31:55 1998 Tom Tromey <tromey@creche>
628
629 * configure: Regenerated to track ../common/aclocal.m4 changes.
630 * config.in: Ditto.
631
632Sun Apr 26 15:19:55 1998 Tom Tromey <tromey@cygnus.com>
633
634 * acconfig.h: New file.
635 * configure.in: Reverted change of Apr 24; use sinclude again.
636
637Fri Apr 24 14:16:40 1998 Tom Tromey <tromey@creche>
638
639 * configure: Regenerated to track ../common/aclocal.m4 changes.
640 * config.in: Ditto.
641
642Fri Apr 24 11:19:07 1998 Tom Tromey <tromey@cygnus.com>
643
644 * configure.in: Don't call sinclude.
645
646Tue Apr 14 10:03:02 1998 Andrew Cagney <cagney@b1.cygnus.com>
647
648 * mn10300_sim.h: Declare all functions in op_utils.c using
649 INLINE_SIM_MAIN.
650 * op_utils.c: Ditto.
651 * sim-main.c: New file. Include op_utils.c.
652
653 * mn10300.igen (mov, cmp): Use new igen operators `!' and `=' to
654 differentiate between MOV/CMP immediate/register instructions.
655
656 * configure.in (SIM_AC_OPTION_INLINE): Add and enable.
657 * configure: Regenerate.
658
659Sat Apr 4 20:36:25 1998 Andrew Cagney <cagney@b1.cygnus.com>
660
661 * configure: Regenerated to track ../common/aclocal.m4 changes.
662
663Fri Mar 27 16:15:52 1998 Andrew Cagney <cagney@b1.cygnus.com>
664
665 * interp.c (hw): Delete variable, moved to SIM_DESC.
666 (sim_open): Delete calls to hw_tree_create, hw_tree_finish.
667 Handled by sim-module.
668 (sim_open): Do not anotate tree with trace properties, handled by
669 sim-hw.c
670 (sim_open): Call sim_hw_parse instead of hw_tree_parse.
671
672 * configure: Regenerated to track ../common/aclocal.m4 changes.
673
674Thu Mar 26 20:46:18 1998 Stu Grossman <grossman@bhuna.cygnus.co.uk>
675
676 * dv-mn103cpu.c (deliver_mn103cpu_interrupt): Save the entire PC
677 on the stack when delivering interrupts (not just the lower
678 half)...
679 * mn10300.igen (mov (Di,Am),Dn): Fix decode. Registers were
680 specified in the wrong order.
681
682Fri Mar 27 00:56:40 1998 Andrew Cagney <cagney@b1.cygnus.com>
683
684 * dv-mn103cpu.c (deliver_mn103cpu_interrupt): Stop loss of
685 succeeding interrupts, clear pending_handler when the handler
686 isn't re-scheduled.
687
688Thu Mar 26 10:11:01 1998 Stu Grossman <grossman@bhuna.cygnus.co.uk>
689
690 * Makefile.in (tmp-igen): Prefix all usage of move-if-change
691 script with $(SHELL) to make NT native builds happy.
692 * configure: Regenerate because of change to ../common/aclocal.m4.
693
694Thu Mar 26 11:22:31 1998 Andrew Cagney <cagney@b1.cygnus.com>
695
696 * configure.in: Make --enable-sim-common the default.
697 * configure: Re-generate.
698
699 * sim-main.h (CIA_GET, CIA_SET): Save/restore current instruction
700 address into Sate.regs[REG_PC] instead of common struct.
701
702Wed Mar 25 17:42:00 1998 Joyce Janczyn <janczyn@cygnus.com>
703
704 * mn10300.igen (cmp imm8,An): Do not sign extend imm8 value.
705
706Wed Mar 25 12:08:00 1998 Joyce Janczyn <janczyn@cygnus.com>
707
708 * simops.c (OP_F0FD): Initialise variable 'sp'.
709
710Thu Mar 26 00:21:32 1998 Andrew Cagney <cagney@b1.cygnus.com>
711
712 * dv-mn103int.c (decode_group): A group register every 4 bytes not
713 8.
714 (write_icr): Rewrite equation updating request field.
715 (read_iagr): Fix check that interrupt is still pending.
716
717Wed Mar 25 16:14:50 1998 Andrew Cagney <cagney@b1.cygnus.com>
718
719 * interp.c (sim_open): Tidy up device creation.
720
721 * dv-mn103int.c (mn103int_port_event): Drive NMI with non-zero
722 value.
723 (mn103int_io_read_buffer): Convert absolute address to register
724 block offsets.
725 (read_icr, write_icr): Convert block offset into group offset.
726
727Wed Mar 25 15:08:49 1998 Andrew Cagney <cagney@b1.cygnus.com>
728
729 * interp.c (sim_open): Create second 1mb memory region at
730 0x40000000.
731 (sim_open): Create a device tree.
732 (sim-hw.h): Include.
733 (do_interrupt): Delete, needs to use dv-mn103cpu.c
734
735 * dv-mn103int.c, dv-mn103cpu.c: New files.
736
737Wed Mar 25 08:47:38 1998 Andrew Cagney <cagney@b1.cygnus.com>
738
739 * mn10300_sim.h (EXTRACT_PSW_LM, INSERT_PSW_LM, PSW_IE, PSW_LM):
740 Define.
741 (SP): Define.
742
743Wed Mar 25 12:35:29 1998 Andrew Cagney <cagney@b1.cygnus.com>
744
745 * configure: Regenerated to track ../common/aclocal.m4 changes.
746
747Wed Mar 25 10:24:48 1998 Andrew Cagney <cagney@b1.cygnus.com>
748
749 * interp.c (sim-options.h): Include.
750 (sim_kind, myname): Declare when not using common framework.
751
752 * mn10300_sim.h (do_syscall, generic*): Provide prototypes for
753 functions found in op_utils.c
754
755 * mn10300.igen (add): Discard unused variables.
756
757 * configure, config.in: Re-generate with autoconf 2.12.1.
758
759Tue Mar 24 15:27:00 1998 Joyce Janczyn <janczyn@cygnus.com>
760
761 Add support for --enable-sim-common option.
762 * Makefile.in (WITHOUT_COMMON_OBJS): Files included if
763 ! --enable-sim-common
764 (WITH_COMMON_OBJS): Files included if --enable-sim-common.
765 (MN10300_OBJS,MN10300_INTERP_DEP): New variables.
766 (SIM_OBJS): Rewrite.
767 ({WITHOUT,WITH}_COMMON_RUN_OBJS,SIM_RUN_OBJS): New variables.
768 (SIM_EXTRA_CFLAGS): New variable.
769 (clean-extra): Clean up igen files.
770 (../igen/igen,clean-igen,tmp-igen): New rules.
771 * configure.in: Add support for common framework via
772 --enable-sim-common.
773 * configure: Regenerate.
774 * interp.c: #include sim-main if WITH_COMMON, not mn10300_sim.h.
775 (hash,dispatch,sim_size): Don't compile if ! WITH_COMMON.
776 (init_system,sim_write,compare_simops): Likewise.
777 (sim_set_profile,sim_set_profile_size): Likewise.
778 (sim_stop,sim_resume,sim_trace,sim_info): Likewise.
779 (sim_set_callbacks,sim_stop_reason,sim_read,sim_load): Likewise.
780 (enum interrupt_type): New enum.
781 (interrupt_names): New global.
782 (do_interrupt): New function.
783 (sim_open): Define differently if WITH_COMMON.
784 (sim_close,sim_create_inferior,sim_do_command): Likewise.
785 * mn10300_sim.h ({load,store}_{byte,half,word}): Define versions
786 for WITH_COMMON.
787 * mn10300.igen: New file.
788 * mn10300.dc: New file.
789 * op_utils.c: New file.
790 * sim-main.h: New file.
791
792Wed Mar 18 12:38:12 1998 Andrew Cagney <cagney@b1.cygnus.com>
793
794 * configure: Regenerated to track ../common/aclocal.m4 changes.
795
796Fri Feb 27 18:36:04 1998 Jeffrey A Law (law@cygnus.com)
797
798 * simops.c (inc): Fix typo.
799
800Wed Feb 25 01:59:29 1998 Jeffrey A Law (law@cygnus.com)
801
802 * simops.c (signed multiply instructions): Cast input operands to
803 signed32 before casting them to signed64 so that the sign bit
804 is propagated properly.
805
806Mon Feb 23 20:23:19 1998 Mark Alexander <marka@cygnus.com>
807
808 * Makefile.in: Last change was bad. Define NL_TARGET
809 so that targ-vals.h will be used instead of syscall.h.
810 * simops.c: Use targ-vals.h instead of syscall.h.
811 (OP_F020): Disable unsupported system calls.
812
813Mon Feb 23 09:44:38 1998 Mark Alexander <marka@cygnus.com>
814
815 * Makefile.in: Get header files from libgloss/mn10300/sys.
816
817Sun Feb 22 16:02:24 1998 Jeffrey A Law (law@cygnus.com)
818
819 * simops.c: Include sim-types.h.
820
821Wed Feb 18 13:07:08 1998 Jeffrey A Law (law@cygnus.com)
822
823 * simops.c (multiply instructions): Cast input operands to a
824 signed64/unsigned64 type as appropriate.
825
826Tue Feb 17 12:47:16 1998 Andrew Cagney <cagney@b1.cygnus.com>
827
828 * interp.c (sim_store_register, sim_fetch_register): Pass in
829 length parameter. Return -1.
830
831Sun Feb 1 16:47:51 1998 Andrew Cagney <cagney@b1.cygnus.com>
832
833 * configure: Regenerated to track ../common/aclocal.m4 changes.
834
835Sat Jan 31 18:15:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
836
837 * configure: Regenerated to track ../common/aclocal.m4 changes.
838
839Mon Jan 19 22:26:29 1998 Doug Evans <devans@seba>
840
841 * configure: Regenerated to track ../common/aclocal.m4 changes.
842
843Mon Dec 15 23:17:11 1997 Andrew Cagney <cagney@b1.cygnus.com>
844
845 * configure: Regenerated to track ../common/aclocal.m4 changes.
846 * config.in: Ditto.
847
848Thu Dec 4 09:21:05 1997 Doug Evans <devans@canuck.cygnus.com>
849
850 * configure: Regenerated to track ../common/aclocal.m4 changes.
851
852Tue Nov 11 10:38:52 1997 Jeffrey A Law (law@cygnus.com)
853
854 * simops.c (call:16 call:32): Stack adjustment is determined solely
855 by the imm8 field.
856
857Wed Oct 22 14:43:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
858
859 * interp.c (sim_load): Pass lma_p and sim_write args to
860 sim_load_file.
861
862Tue Oct 21 10:12:03 1997 Jeffrey A Law (law@cygnus.com)
863
864 * simops.c: Correctly handle register restores for "ret" and "retf"
865 instructions.
866
867Fri Oct 3 09:28:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
868
869 * configure: Regenerated to track ../common/aclocal.m4 changes.
870
871Wed Sep 24 17:38:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
872
873 * configure: Regenerated to track ../common/aclocal.m4 changes.
874
875Tue Sep 23 11:04:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
876
877 * configure: Regenerated to track ../common/aclocal.m4 changes.
878
879Mon Sep 22 11:46:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
880
881 * configure: Regenerated to track ../common/aclocal.m4 changes.
882
883Fri Sep 19 17:45:25 1997 Andrew Cagney <cagney@b1.cygnus.com>
884
885 * configure: Regenerated to track ../common/aclocal.m4 changes.
886
887Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
888
889 * configure: Regenerated to track ../common/aclocal.m4 changes.
890
891Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
892
893 * configure: Regenerated to track ../common/aclocal.m4 changes.
894
895Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
896
897 * configure: Regenerated to track ../common/aclocal.m4 changes.
898 * config.in: Ditto.
899
900Tue Aug 26 10:41:07 1997 Andrew Cagney <cagney@b1.cygnus.com>
901
902 * interp.c (sim_kill): Delete.
903 (sim_create_inferior): Add ABFD argument.
904 (sim_load): Move setting of PC from here.
905 (sim_create_inferior): To here.
906
907Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
908
909 * configure: Regenerated to track ../common/aclocal.m4 changes.
910 * config.in: Ditto.
911
912Mon Aug 25 16:14:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
913
914 * interp.c (sim_open): Add ABFD argument.
915
916Tue Jun 24 13:46:20 1997 Jeffrey A Law (law@cygnus.com)
917
918 * interp.c (sim_resume): Clear State.exited.
919 (sim_stop_reason): If State.exited is nonzero, then indicate that
920 the simulator exited instead of stopped.
921 * mn10300_sim.h (struct _state): Add exited field.
922 * simops.c (syscall): Set State.exited for SYS_exit.
923
924Wed Jun 11 22:07:56 1997 Jeffrey A Law (law@cygnus.com)
925
926 * simops.c: Fix thinko in last change.
927
928Tue Jun 10 12:31:32 1997 Jeffrey A Law (law@cygnus.com)
929
930 * simops.c: "call" stores the callee saved registers into the
931 stack! Update the stack pointer properly when done with
932 register saves.
933
934 * simops.c: Fix return address computation for "call" instructions.
935
936Thu May 22 01:43:11 1997 Jeffrey A Law (law@cygnus.com)
937
938 * interp.c (sim_open): Fix typo.
939
940Wed May 21 23:27:58 1997 Jeffrey A Law (law@cygnus.com)
941
942 * interp.c (sim_resume): Add missing case in big switch
943 statement (for extb instruction).
944
945Tue May 20 17:51:30 1997 Jeffrey A Law (law@cygnus.com)
946
947 * interp.c: Replace all references to load_mem and store_mem
948 with references to load_byte, load_half, load_3_byte, load_word
949 and store_byte, store_half, store_3_byte, store_word.
950 (INLINE): Delete definition.
951 (load_mem_big): Likewise.
952 (max_mem): Make it global.
953 (dispatch): Make this function inline.
954 (load_mem, store_mem): Delete functions.
955 * mn10300_sim.h (INLINE): Define.
956 (RLW): Delete unused definition.
957 (load_mem, store_mem): Delete declarations.
958 (load_mem_big): New definition.
959 (load_byte, load_half, load_3_byte, load_word): New functions.
960 (store_byte, store_half, store_3_byte, store_word): New functions.
961 * simops.c: Replace all references to load_mem and store_mem
962 with references to load_byte, load_half, load_3_byte, load_word
963 and store_byte, store_half, store_3_byte, store_word.
964
965Tue May 20 10:21:51 1997 Andrew Cagney <cagney@b1.cygnus.com>
966
967 * interp.c (sim_open): Add callback to arguments.
968 (sim_set_callbacks): Delete SIM_DESC argument.
969
970Mon May 19 13:54:22 1997 Jeffrey A Law (law@cygnus.com)
971
972 * interp.c (dispatch): Make this an inline function.
973
974 * simops.c (syscall): Use callback->write regardless of
975 what file descriptor we're writing too.
976
977Sun May 18 16:46:31 1997 Jeffrey A Law (law@cygnus.com)
978
979 * interp.c (load_mem_big): Remove function. It's now a macro
980 defined elsewhere.
981 (compare_simops): New function.
982 (sim_open): Sort the Simops table before inserting entries
983 into the hash table.
984 * mn10300_sim.h: Remove unused #defines.
985 (load_mem_big): Define.
986
987Fri May 16 16:36:17 1997 Jeffrey A Law (law@cygnus.com)
988
989 * interp.c (load_mem): If we get a load from an out of range
990 address, abort.
991 (store_mem): Likewise for stores.
992 (max_mem): New variable.
993
994Tue May 6 13:24:36 1997 Jeffrey A Law (law@cygnus.com)
995
996 * mn10300_sim.h: Fix ordering of bits in the PSW.
997
998 * interp.c: Improve hashing routine to avoid long list
999 traversals for common instructions. Add HASH_STAT support.
1000 Rewrite opcode dispatch code using a big switch instead of
1001 cascaded if/else statements. Avoid useless calls to load_mem.
1002
1003Mon May 5 18:07:48 1997 Jeffrey A Law (law@cygnus.com)
1004
1005 * mn10300_sim.h (struct _state): Add space for mdrq register.
1006 (REG_MDRQ): Define.
1007 * simops.c: Don't abort for trap. Add support for the extended
1008 instructions, "getx", "putx", "mulq", "mulqu", "sat16", "sat24",
1009 and "bsch".
1010
1011Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
1012
1013 * configure: Regenerated to track ../common/aclocal.m4 changes.
1014
1015Fri Apr 18 14:04:04 1997 Andrew Cagney <cagney@b1.cygnus.com>
1016
1017 * interp.c (sim_stop): Add stub function.
1018
1019Thu Apr 17 03:26:59 1997 Doug Evans <dje@canuck.cygnus.com>
1020
1021 * Makefile.in (SIM_OBJS): Add sim-load.o.
1022 * interp.c (sim_kind, myname): New static locals.
1023 (sim_open): Set sim_kind, myname. Ignore -E arg.
1024 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
1025 load file into simulator. Set start address from bfd.
1026 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
1027
1028Wed Apr 16 19:30:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
1029
1030 * simops.c (OP_F020): SYS_execv, SYS_time, SYS_times, SYS_utime
1031 only include if implemented by host.
1032 (OP_F020): Typecast arg passed to time function;
1033
1034Mon Apr 7 23:57:49 1997 Jeffrey A Law (law@cygnus.com)
1035
1036 * simops.c (syscall): Handle new mn10300 calling conventions.
1037
1038Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1039
1040 * configure: Regenerated to track ../common/aclocal.m4 changes.
1041 * config.in: Ditto.
1042
1043Fri Apr 4 20:02:37 1997 Ian Lance Taylor <ian@cygnus.com>
1044
1045 * Makefile.in: Change mn10300-opc.o to m10300-opc.o, to match
1046 corresponding change in opcodes directory.
1047
1048Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
1049
1050 * interp.c (sim_open): New arg `kind'.
1051
1052 * configure: Regenerated to track ../common/aclocal.m4 changes.
1053
1054Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1055
1056 * configure: Regenerated to track ../common/aclocal.m4 changes.
1057
1058Thu Mar 20 11:58:02 1997 Jeffrey A Law (law@cygnus.com)
1059
1060 * simops.c: Fix register extraction for a two "movbu" variants.
1061 Somewhat simplify "sub" instructions.
1062 Correctly sign extend operands for "mul". Put the correct
1063 half of the result in MDR for "mul" and "mulu".
1064 Implement remaining instructions.
1065 Tweak opcode for "syscall".
1066
1067Tue Mar 18 14:21:21 1997 Jeffrey A Law (law@cygnus.com)
1068
1069 * simops.c: Do syscall emulation in "syscall" instruction. Add
1070 dummy "trap" instruction.
1071
1072Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1073
1074 * configure: Regenerated to track ../common/aclocal.m4 changes.
1075
1076Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1077
1078 * configure: Re-generate.
1079
1080Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
1081
1082 * configure: Regenerate to track ../common/aclocal.m4 changes.
1083
1084Thu Mar 13 12:54:45 1997 Doug Evans <dje@canuck.cygnus.com>
1085
1086 * interp.c (sim_open): New SIM_DESC result. Argument is now
1087 in argv form.
1088 (other sim_*): New SIM_DESC argument.
1089
1090Wed Mar 12 15:04:00 1997 Jeffrey A Law (law@cygnus.com)
1091
1092 * simops.c: Fix carry bit computation for "add" instructions.
1093
1094 * simops.c: Fix typos in bset insns. Fix arguments to store_mem
1095 for bset imm8,(d8,an) and bclr imm8,(d8,an).
1096
1097Wed Mar 5 15:00:10 1997 Jeffrey A Law (law@cygnus.com)
1098
1099 * simops.c: Fix register references when computing Z and N bits
1100 for lsr imm8,dn.
1101
1102Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
1103
1104 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
1105 COMMON_{PRE,POST}_CONFIG_FRAG instead.
1106 * configure.in: sinclude ../common/aclocal.m4.
1107 * configure: Regenerated.
1108
1109Fri Jan 24 10:47:25 1997 Jeffrey A Law (law@cygnus.com)
1110
1111 * interp.c (init_system): Allocate 2^19 bytes of space for the
1112 simulator.
1113
1114Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
1115
1116 * configure configure.in Makefile.in: Update to new configure
1117 scheme which is more compatible with WinGDB builds.
1118 * configure.in: Improve comment on how to run autoconf.
1119 * configure: Re-run autoconf to get new ../common/aclocal.m4.
1120 * Makefile.in: Use autoconf substitution to install common
1121 makefile fragment.
1122
1123Tue Jan 21 15:03:04 1997 Jeffrey A Law (law@cygnus.com)
1124
1125 * simops.c: Undo last change to "rol" and "ror", original code
1126 was correct!
1127
1128Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com)
1129
1130 * simops.c: Fix "rol" and "ror".
1131
1132Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com)
1133
1134 * simops.c: Fix typo in last change.
1135
1136Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com)
1137
1138 * simops.c: Use REG macros in few places not using them yet.
1139
1140Mon Jan 6 16:21:19 1997 Jeffrey A Law (law@cygnus.com)
1141
1142 * mn10300_sim.h (struct _state): Fix number of registers!
1143
1144Tue Dec 31 16:20:41 1996 Jeffrey A Law (law@cygnus.com)
1145
1146 * mn10300_sim.h (struct _state): Put all registers into a single
1147 array to make gdb implementation easier.
1148 (REG_*): Add definitions for all registers in the state array.
1149 (SEXT32, SEXT40, SEXT44, SEXT60): Remove unused macros.
1150 * simops.c: Related changes.
1151
1152Wed Dec 18 10:10:45 1996 Jeffrey A Law (law@cygnus.com)
1153
1154 * interp.c (sim_resume): Handle 0xff as a single byte insn.
1155
1156 * simops.c: Fix overflow computation for "add" and "inc"
1157 instructions.
1158
1159Mon Dec 16 10:03:52 1996 Jeffrey A Law (law@cygnus.com)
1160
1161 * simops.c: Handle "break" instruction.
1162
1163 * simops.c: Fix restoring the PC for "ret" and "retf" instructions.
1164
1165Wed Dec 11 09:53:10 1996 Jeffrey A Law (law@cygnus.com)
1166
1167 * gencode.c (write_opcodes): Also write out the format of the
1168 opcode.
1169 * mn10300_sim.h (simops): Add "format" field.
1170 * interp.c (sim_resume): Deal with endianness issues here.
1171
1172Tue Dec 10 15:05:37 1996 Jeffrey A Law (law@cygnus.com)
1173
1174 * simops.c (REG0_4): Define.
1175 Use REG0_4 for indexed loads/stores.
1176
1177Sat Dec 7 09:50:28 1996 Jeffrey A Law (law@cygnus.com)
1178
1179 * simops.c (REG0_16): Fix typo.
1180
1181Fri Dec 6 14:13:34 1996 Jeffrey A Law (law@cygnus.com)
1182
1183 * simops.c: Call abort for any instruction that's not currently
1184 simulated.
1185
1186 * simops.c: Define accessor macros to extract register
1187 values from instructions. Use them consistently.
1188
1189 * interp.c: Delete unused global variable "OP".
1190 (sim_resume): Remove unused variable "opcode".
1191 * simops.c: Fix some uninitialized variable problems, add
1192 parens to fix various -Wall warnings.
1193
1194 * gencode.c (write_header): Add "insn" and "extension" arguments
1195 to the OP_* declarations.
1196 (write_template): Similarly for function templates.
1197 * interp.c (insn, extension): Remove global variables. Instead
1198 pass them as arguments to the OP_* functions.
1199 * mn10300_sim.h: Remove decls for "insn" and "extension".
1200 * simops.c (OP_*): Accept "insn" and "extension" as arguments
1201 instead of using globals.
1202
1203Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
1204
1205 * simops.c: Fix typos in "mov am,(d16,an)" and "mov am,(d32,an)"
1206
1207 * simops.c: Fix thinkos in last change to "inc dn".
1208
1209Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
1210
1211 * simops.c: "add imm,sp" does not effect the condition codes.
1212 "inc dn" does effect the condition codes.
1213
1214Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com)
1215
1216 * simops.c: Treat both operands as signed values for
1217 "div" instruction.
1218
1219 * simops.c: Fix simulation of division instructions.
1220 Fix typos/thinkos in several "cmp" and "sub" instructions.
1221
1222Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com)
1223
1224 * simops.c: Fix carry bit handling in "sub" and "cmp"
1225 instructions.
1226
1227 * simops.c: Fix "mov imm8,an" and "mov imm16,dn".
1228
1229Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com)
1230
1231 * simops.c: Fix overflow computation for many instructions.
1232
1233 * simops.c: Fix "mov dm, an", "movbu dm, (an)", and "movhu dm, (an)".
1234
1235 * simops.c: Fix "mov am, dn".
1236
1237 * simops.c: Fix more bugs in "add imm,an" and
1238 "add imm,dn".
1239
1240Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
1241
1242 * simops.c: Fix bugs in "movm" and "add imm,an".
1243
1244 * simops.c: Don't lose the upper 24 bits of the return
1245 pointer in "call" and "calls" instructions. Rough cut
1246 at emulated system calls.
1247
1248 * simops.c: Implement the remaining 5, 6 and 7 byte instructions.
1249
1250 * simops.c: Implement remaining 4 byte instructions.
1251
1252 * simops.c: Implement remaining 3 byte instructions.
1253
1254 * simops.c: Implement remaining 2 byte instructions. Call
1255 abort for instructions we're not implementing now.
1256
1257Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
1258
1259 * simops.c: Implement lots of random instructions.
1260
1261 * simops.c: Implement "movm" and "bCC" insns.
1262
1263 * mn10300_sim.h (_state): Add another register (MDR).
1264 (REG_MDR): Define.
1265 * simops.c: Implement "cmp", "calls", "rets", "jmp" and
1266 a few additional random insns.
1267
1268 * mn10300_sim.h (PSW_*): Define for CC status tracking.
1269 (REG_D0, REG_A0, REG_SP): Define.
1270 * simops.c: Implement "add", "addc" and a few other random
1271 instructions.
1272
1273 * gencode.c, interp.c: Snapshot current simulator code.
1274
1275Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
1276
1277 * Makefile.in, config.in, configure, configure.in: New files.
1278 * gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
1279
GDB Binutils - Deliverables
This page took 0.669738 seconds and 4 git commands to generate.