opcodes: blackfin: constify register names
[deliverable/binutils-gdb.git] / sim / rx / ChangeLog
CommitLineData
dae477fe
AB
12011-01-11 Andrew Burgess <aburgess@broadcom.com>
2
3 * gdb-if.c (sim_store_register): Update return value to
4 match new API.
5
29cfc22f
DD
62010-12-14 DJ Delorie <dj@redhat.com>
7
8 * rx.c (decode_opcode): For "MVFC PC,", use the address of the
9 opcode, not the address following the opcode.
45eb4d47
DD
10 (decode_opcode): RXO_branchrel is relative to the opcode's PC, not
11 the address following the opcode.
29cfc22f 12
5cbc4f2e
DD
132010-11-11 DJ Delorie <dj@redhat.com>
14
15 * rx.c (lsb_count): New.
16 (divu_cycles): New.
17 (div_cycles): New.
18 (decode_opcode): Fix cycle count math for div, divu, suntil, and
19 swhile.
20
e4dcb664
KB
212010-09-29 Kevin Buettner <kevinb@redhat.com>
22
23 * mem.c (rx_mem_ptr): When invalidating the decode cache, account
24 for the fact that the instruction decoder never uses swapped
25 addresses.
26
5f79eb72
NC
272010-09-29 Nick Clifton <nickc@redhat.com>
28
29 * rx.c (decode_opcode: RXO_int): Only break out of the emulation
30 loop if rx_syscall() does not return a RX_STEPPED result.
31
e5379772
KB
322010-09-23 Kevin Buettner <kevinb@redhat.com>
33
34 * rx.c (decode_opcode): Add cycle information for RXO_smovu.
35
8d794149
KB
362010-09-23 Kevin Buettner <kevinb@redhat.com>
37
38 * fpu.c, gdb-if.c, load.c, misc.c, syscalls.c (config.h): Include.
39
3c7be86b 40 * rx.c (decode_opcode): Declare `tx' as unsigned.
6607c80d 41
be380a3e
KB
42 * cpu.h (reset_decoder): Declare.
43 * load.c (rx_load): Call `reset_decoder'.
44 * rx.c (reset_decoder): New function.
45
f9c7014e
DD
462010-07-29 DJ Delorie <dj@redhat.com>
47
48 * rx.c (decode_cache_base): New.
49 (id_names): Remove ediv and edivu.
50 (optype_names): Add TwoReg.
51 (maybe_get_mem_page): New.
52 (rx_get_byte): Call it.
53 (get_op): Add TwoReg support.
54 (put_op): Likewise.
55 (PD, PS, PS2, GD, GS, GS2, DSZ, SSZ, S2SZ, US1, US2, OM): "opcode"
56 is a pointer now.
57 (DO_RETURN): New. We use longjmp to return an exception result.
58 (decode_opcode): Make opcode a pointer to the decode cache. Save
59 decoded opcode information and re-use. Call DO_RETURN instead of
60 return throughout. Remove ediv and edivu.
61 * mem.c (ptdc): New. Adds decode cache.
62 (rx_mem_ptr): Support it.
63 (rx_mem_decode_cache): New.
64 * mem.h (enum mem_ptr_action): add MPA_DECODE_CACHE.
65 (rx_mem_decode_cache): Declare.
66 * gdb-if.c (sim_resume): Add decode_opcode's setjmp logic here...
67 * main.c (main): ...and here. Use a fast loop if neither trace
68 nor disassemble is given.
69 * cpu.h (RX_MAKE_STEPPED, RX_MAKE_HIT_BREAK, RX_MAKE_EXITED,
70 RX_MAKE_STOPPED, RX_EXITED, RX_STOPPED): Adjust so that 0 is not a
71 valid code for anything.
72
93378652
DD
732010-07-27 DJ Delorie <dj@redhat.com>
74
75 * README.txt: New.
76 * config.h (CYCLE_ACCURATE, CYCLE_STATS): New.
77 * configure.in (--enable-cycle-accurate, --enable-cycle-stats):
78 New. Default to enabled.
79 * configure: Regenerate.
80
81 * cpu.h (regs_type): Add cycle tracking info.
82 (reset_pipeline_stats): Declare.
83 (halt_pipeline_stats): Declare.
84 (pipeline_stats): Declare.
85 * main.c (done): Call pipeline_stats().
86 * mem.h (rx_mem_ptr): Moved to here ...
87 * mem.c (mem_ptr): ... from here. Rename throughout.
88 (mem_put_byte): Move LEDs to Port A. Add Port B to control cycle
89 statistics. Move UART to SCI4.
90 (mem_put_hi): Add TPU 1-2. TPU 1 and 2 count CPU cycles.
91 * reg.c (init_regs): Set Rt reg to -1 (no reg).
92 * rx.c: Add cycle counting and statistics throughout.
93 (rx_get_byte): Optimize for speed.
94 (decode_opcode): Likewise.
95 (reset_pipeline_stats): New.
96 (halt_pipeline_stats): New.
97 (pipeline_stats): New.
98 * trace.c (sim_disasm_one): Print cycle count.
99
a1669f9a
KB
1002010-07-07 Kevin Buettner <kevinb@redhat.com>
101
102 * gdb-if.c (sim_store_register): Add case for sim_rx_acc_regnum.
103
fd60dc69
KB
1042010-06-24 Kevin Buettner <kevinb@redhat.com>
105
106 * gdb-if.c (trace.h): Include.
107 (reg_size, sim_fetch_register): Add cases for sim_rx_acc_regnum.
108
092b7bb8
NC
1092010-06-07 Nick Clifton <nickc@redhat.com>
110
111 * reg.c (set_oszc): Use unsigned int for the mask.
112 (set_szc, set_osz, set_sz): Likewise.
113
12cb7388
KB
1142010-05-28 Kevin Buettner <kevinb@redhat.com>
115
116 * gdb-if.c (sim_do_command): Add a "sim verbose noisy" command.
117
5558e7e6
MF
1182010-04-14 Mike Frysinger <vapier@gentoo.org>
119
120 * gdb-if.c (sim_write): Add const to buf arg.
121
2388a152
MM
1222010-01-30 Masaki Muranaka <monaka@monami-software.com>
123
124 * configure.in: Check if the host has getopt.h.
125 * configure: Regenerate.
126 * config.in: Regenerate.
127 * main.c: Include config.h.
128 Use HAVE_STDLIB_H, HAVE_UNISTD_H, HAVE_GETOPT_H.
129 Include getopt.h in case HAVE_GETOPT_H is defined.
130
feafbb2e
DD
1312009-12-22 Yoshinori Sato <ysato@users.sourceforge.jp>
132
133 * rx/rx.c (decode_opcode): btst bit address mask fix.
134
117f2c0d
DD
1352009-11-30 DJ Delorie <dj@redhat.com>
136
137 * rx/rx.c (decode_opcode): fix SWHILE logic.
138
4f8d4a38
DD
1392009-10-27 DJ Delorie <dj@redhat.com>
140 Kevin Buettner <kevinb@redhat.com>
141
142 * load.h: New.
143 * rx.c: New.
144 * syscalls.c: New.
145 * syscalls.h: New.
146 * load.c: New.
147 * configure.in: New.
148 * gdb-if.c: New.
149 * err.c: New.
150 * cpu.h: New.
151 * Makefile.in: New.
152 * fpu.c: New.
153 * mem.c: New.
154 * config.in: New.
155 * err.h: New.
156 * reg.c: New.
157 * mem.h: New.
158 * main.c: New.
159 * misc.h: New.
160 * trace.c: New.
161 * misc.c: New.
162 * syscall.h: New.
163 * trace.h: New.
164 * fpu.h: New.
This page took 0.127936 seconds and 4 git commands to generate.