* support for the --sky-debug, sky-debug-file options
[deliverable/binutils-gdb.git] / sim / testsuite / ChangeLog
CommitLineData
f337710a 1start-sanitize-sky
d80e0c96
JY
2Tue Jun 16 15:44:01 1998 Jillian Ye <jillian@cygnus.com>
3
4 * sim/sky/sky-defs.tcl: passing timeout option to sim_run
5 * lib/sim-defs.exp : Print out timeout setting info when "-v" is used.
6
a2d12e49
FCE
7Tue Jun 16 09:03:37 1998 Frank Ch. Eigler <fche@cygnus.com>
8
9 * t-cop2.s: Reorder instruction blocks to prevent "Out of bounds"
10 messages during test execution. Added dummy branch labels for BC2*
11 instructions.
12 * t-cop2.brn: Use --sky-debug option instead of env var.
13 * t-cop2.vuexpect: Updated for with new disassembly format.
14
15 * sky_sce_fast.exp: Don't compare GIF outputs for
16 --float-type=fast.
17 * sce_test{17,33,49}.dvpasm: Use ".DmaPackVif 1" option to
18 exercise assembler / PKE.
19
20 * rw-vureg.c: Cast memcpy operand to allay warning.
21
1a1f7861
DE
22Mon Jun 15 15:34:10 1998 Frank Ch. Eigler <fche@cygnus.com>
23
24 * sim/sky/sky_sce_fast.exp: New file for fast floating point mode of
25 SCEI test cases.
26
27Tue Jun 12 16:20:30 1998 Jillian Ye <jillian@cygnus.com>
28
29 * sim/sky/sky_sce.exp: Set the timeout for the sce visual testcases
30 to be 2000 sec (clock time).
31 * sim/sky/sky-defs.tcl: Accept the timeout set in brn file
32 by sky_sce.exp for the duration of the test, and restore
33 the original value after the test is done.
34
072ba148
DE
35Thu Jun 11 15:24:53 1998 Doug Evans <devans@canuck.cygnus.com>
36
37 * sim/sky/vu01reg-main.c: New file.
38 * sim/sky/vu01reg.dvpasm: New file.
39 * sim/sky/vu01reg.brn: New file.
40
21ba2ab4
DE
41 * sim/sky/vu.h (VU0_MEM1_WINDOW_START): New macro.
42 (VU0_MEM1_SIZE): New macro.
43
b8f9289f
DE
44 * lib/sim-defs.exp (sim_run): Argument env_vals renamed to options,
45 which is now a list of options controlling the behaviour of sim_run.
46
cfedac22 47 * sim/sky/sky-defs.tcl (run_brn_test): Fix `options' arg to
bee3033d 48 sim_compile. Fix handling of dvpasm_flags.
b8f9289f 49 (run_trc_test): Update to new way of environment variables to sim_run.
cfedac22 50
f337710a
FCE
51Wed Jun 10 15:56:10 1998 Frank Ch. Eigler <fche@cygnus.com>
52
53 * sim/sky/t-int.c: New file to test sky hardware
54 interrupts.
55 * sim/sky/t-int-handler.s: New file for null interrupt
56 handler.
57 * sim/sky/t-int.brn: New file to build new test.
58
59end-sanitize-sky
f3c7eb69
DE
60Wed Jun 10 10:53:20 1998 Doug Evans <devans@seba.cygnus.com>
61
62 * sim/m32r/addx.cgs: Add another test.
63 * sim/m32r/jmp.cgs: Add another test.
64start-sanitize-m32rx
65 * sim/m32r/bra8-2.cgs: New testcase.
66 * sim/m32r/hello.ms: Run on m32rx too.
67end-sanitize-m32rx
68
5724515d 69start-sanitize-sky
1a1f7861
DE
70Tue Jun 9 16:30:16 1998 Jillian Ye <jillian@cygnus.com>
71
72 * sky_sce.exp: Added the "diff -bitw" clause,
73 and turn on the "--enable-gs", "--float-type" options.
74
5724515d
DE
75Tue Jun 9 08:55:05 1998 Doug Evans <devans@canuck.cygnus.com>
76
77 * sim/sky/dma.h: New file.
78 * sim/sky/vif.h: New file.
79 * sim/sky/vu.h: New file.
80 * sim/sky/sce_main.c: Move magic numbers to .h files.
81
82end-sanitize-sky
cacc8677
DE
83Mon Jun 8 16:08:27 1998 Doug Evans <devans@canuck.cygnus.com>
84
85 * sim/m32r/trap.cgs: Test trap 2.
86
1a1f7861
DE
87start-sanitize-sky
88Fri Jun 03 11:22:33 1998 Patrick Macdonald <patrickm@cygnus.com>
89
90 * sim/sky/t-gif4.[trc|gifexpect]: additional test for a PATH3
91 pause
92 * sim/sky/t-gif6.[trc|gifexpect]: additional test for IMT ( non
93 multiple of 8)
94
95end-sanitize-sky
22134bdb
FCE
96Mon Jun 1 18:54:22 1998 Frank Ch. Eigler <fche@cygnus.com>
97
98 * lib/sim-defs.exp (sim_run): Add possible environment variable
99 list to simulator run.
100start-sanitize-sky
101 * sim/sky/sky-defs.tcl: Use it.
102
103 * sim/sky/t-pke2.vif1out: Update to match recent word-precise
104 tracking table change in sim/mips/sky-pke.c.
105 * sim/sky/t-pke3.trc: Ditto.
106 * sim/sky/t-pke4.vif0expect: Ditto.
107end-sanitize-sky
108
109Thu May 28 14:59:46 1998 Jillian Ye <jillian@cygnus.com>
110
111 * Makefile.in: Take RUNTEST out of FLAG_TO_PASS
112 so that make check can be invoked recursively.
113
496b3694 114start-sanitize-sky
1a1f7861
DE
115Thu May 21 11:45:50 1998 Patrick Macdonald <patrickm@cygnus.com>
116
117 * sim/sky/t-gif6.trc: IMT burst testcases
118 * sim/sky/t-gif6.gifexpect: IMT burst expected results
119
120Wed May 20 18:10:28 1998 Jillian Ye <jillian@cygnus.com>
121
122 * sim/sky/c_gen.pl: Added subroutine "print_comment"
123 and on/off option for "src line #"
124
496b3694
DE
125Mon May 18 10:37:47 1998 Doug Evans <devans@canuck.cygnus.com>
126
127 * sim/sky/sky.ld: Delete file.
128
129end-sanitize-sky
41ab9a4b
DE
130Thu May 14 11:48:35 1998 Doug Evans <devans@canuck.cygnus.com>
131
90ef07f2 132 * config/default.exp (CC,SIM): Delete.
1461afc6 133start-sanitize-sky
02a0ec91 134 * sim/sky/sky-defs.tcl (LDSCRIPT,SIM): Delete.
90ef07f2
DE
135 (run_trc_test): Use sim_compile, sim_run. Only delete temp files
136 if testcase passed.
137 (run_brn_test): Ditto.
1461afc6
DE
138 * sim/sky/sky.exp: Add runtest_file_p support. Don't print
139 unsupported message if not sky.
140 * sim/sky/sky_sce.exp: Likewise.
1461afc6 141end-sanitize-sky
90ef07f2 142
41ab9a4b
DE
143 * lib/sim-defs.exp (sim_run): Fix handling of output redirection.
144 New arg prog_opts. All callers updated.
145
146Fri May 8 18:10:28 1998 Jillian Ye <jillian@cygnus.com>
147
148 * Makefile.in: Made "check" the target of two
149 dependencies (test1, test2) so that test2 get a chance to
150 run even when test1 failed if "make -k check" is used.
151
801354e7
DE
152Fri May 8 14:41:28 1998 Doug Evans <devans@canuck.cygnus.com>
153
154 * lib/sim-defs.exp (sim_version): Simplify.
155 (sim_run): Implement.
156 (run_sim_test): Use sim_run.
157 (sim_compile): New proc.
158
1a1f7861
DE
159start-sanitize-sky
160Thu May 7 12:30:59 1998 Patrick Macdonald <patrickm@cygnus.com>
161
162 * sim/sky/sky-defs.tcl: add handling for gifexpect and gsexpect
163 * sim/sky/t-gif*.trc: GIF unit test cases
164 * sim/sky/t-gif*.gifexpect: GIF unit test expected results
165 * sim/sky/t-gs.trc: GS unit test case
166 * sim/sky/t-gs.gsexpect: GS unit test case expected result
167
168Mon May 4 17:49:56 1998 Frank Ch. Eigler <fche@cygnus.com>
169
170 * sim/sky/sky-defs.tcl: New file, common dejagnu routine definitions.
171 * sim/sky/sky.exp: New file, quick dejagnu test driver.
172 * sim/sky/sky_sce.exp: New file, SCE dejagnu test driver.
173 * sim/sky/*.brn: New files, test fragment descriptions.
174 * sim/sky/OTHERS: Old test cases from sim/testsuite/sky.
175
176end-sanitize-sky
801354e7
DE
177Mon May 4 17:59:11 1998 Frank Ch. Eigler <fche@cygnus.com>
178
179start-sanitize-sky
180 * configure.in (testdir): Don't use old sky test directory.
181 * configure: Regenerated
182 * sky/Makefile.in: swallow stderr on buggy tests
183end-sanitize-sky
184 * config/default.exp: Added C compiler settings.
185
dca2d4f4
DE
186Wed Apr 22 12:26:28 1998 Doug Evans <devans@canuck.cygnus.com>
187
188 * Makefile.in (TARGET_FLAGS_TO_PASS): Delete LIBS, LDFLAGS.
189
aa467704
DE
190Tue Apr 21 10:49:03 1998 Doug Evans <devans@canuck.cygnus.com>
191
192 * lib/sim-defs.exp (run_sim_test): Don't exit early if one mach fails,
193 try all machs.
194
581fd042
DE
195 * sim/m32r/addx.cgs: Test (-1)+(-1)+1.
196
aa467704
DE
197Fri Apr 17 16:00:52 1998 Doug Evans <devans@canuck.cygnus.com>
198
199 * sim/m32r/mv[ft]achi.cgs: Fix expected result
200 (sign extension of top 8 bits).
201start-sanitize-m32rx
202 * sim/m32r/mv[ft]achi-a.cgs: Ditto.
203end-sanitize-m32rx
204
489564e2
DE
205start-sanitize-m32rx
206Tue Apr 14 14:06:34 1998 Doug Evans <devans@canuck.cygnus.com>
207
208 * sim/m32r/maclh1.cgs: Fix testcase.
209 * sim/m32r/maclh1-2.cgs: New testcase.
210
211Tue Mar 3 19:09:09 1998 Doug Evans <devans@canuck.cygnus.com>
212
213 * sim/m32r/sat.cgs: Change sath to sat.
214
215end-sanitize-m32rx
9495a61e
DE
216Wed Feb 25 11:01:17 1998 Doug Evans <devans@canuck.cygnus.com>
217
218 * Makefile.in (RUNTEST): Fix path to runtest.
219
559eba20
FCE
220start-sanitize-sky
221Tue Feb 24 19:47:56 1998 Frank Ch. Eigler <fche@cygnus.com>
222
223 * configure.in (testdir): Added sky subdir for mips64r5900-sky-elf
224 target.
225 * configure: Regenerate.
226end-sanitize-sky
227
f83a90c4
NC
228Fri Feb 20 11:00:02 1998 Nick Clifton <nickc@cygnus.com>
229
c801e51b 230 * sim/m32r/unlock.cgs: Fixed test.
ab361c35 231 * sim/m32r/mvfc.cgs: Fixed test.
78cbe8f6
NC
232 * sim/m32r/remu.cgs: Fixed test.
233
caa71f09
NC
234 * sim/m32r/bnc24.cgs: Test long BNC instruction.
235 * sim/m32r/bnc8.cgs: Test short BNC instruction.
236 * sim/m32r/ld-plus.cgs: Test LD instruction.
237 * sim/m32r/macwhi.cgs: Test MACWHI instruction.
238 * sim/m32r/macwlo.cgs: Test MACWLO instruction.
239 * sim/m32r/mulwhi.cgs: Test MULWHI instruction.
240 * sim/m32r/mulwlo.cgs: Test MULWLO instruction.
241 * sim/m32r/mvfachi.cgs: Test MVFACHI instruction.
242 * sim/m32r/mvfaclo.cgs: Test MVFACLO instruction.
243 * sim/m32r/mvtaclo.cgs: Test MVTACLO instruction.
f83a90c4
NC
244 * sim/m32r/addv.cgs: Test ADDV instruction.
245 * sim/m32r/addv3.cgs: Test ADDV3 instruction.
246 * sim/m32r/addx.cgs: Test ADDX instruction.
247 * sim/m32r/lock.cgs: Test LOCK instruction.
248 * sim/m32r/neg.cgs: Test NEG instruction.
249 * sim/m32r/not.cgs: Test NOT instruction.
250 * sim/m32r/unlock.cgs: Test UNLOCK instruction.
caa71f09
NC
251start-sanitize-m32rx
252 * sim/m32r/mvfachi-a.cgs: Test extended MVFACHI instruction.
aa467704 253 * sim/m32r/mvfaclo-a.cgs: Test extended MVFACLO instruction.
caa71f09
NC
254 * sim/m32r/mvtachi-a.cgs: Test extended MVTACHI instruction.
255 * sim/m32r/mvtaclo-a.cgs: Test extended MVTACLO instruction.
256end-sanitize-m32rx
d03da19e
NC
257Thu Feb 19 11:15:45 1998 Nick Clifton <nickc@cygnus.com>
258
e843e28b
NC
259 * sim/m32r/testutils.inc (mvaddr_h_gr): new macro to load an
260 address into a general register.
261
c4448eec
NC
262 * sim/m32r/or3.cgs: Test OR3 instruction.
263 * sim/m32r/rach.cgs: Test RACH instruction.
264 * sim/m32r/rem.cgs: Test REM instruction.
265 * sim/m32r/sub.cgs: Test SUB instruction.
266 * sim/m32r/mv.cgs: Test MV instruction.
267 * sim/m32r/mul.cgs: Test MUL instruction.
67dfe6e8
NC
268 * sim/m32r/bl24.cgs: Test long BL instruction.
269 * sim/m32r/bl8.cgs: Test short BL instruction.
270 * sim/m32r/blez.cgs: Test BLEZ instruction.
271 * sim/m32r/bltz.cgs: Test BLTZ instruction.
272 * sim/m32r/bne.cgs: Test BNE instruction.
273 * sim/m32r/bnez.cgs: Test BNEZ instruction.
274 * sim/m32r/bra24.cgs: Test long BRA instruction.
275 * sim/m32r/bra8.cgs: Test short BRA instruction.
276 * sim/m32r/jl.cgs: Test JL instruction.
277 * sim/m32r/or.cgs: Test OR instruction.
278 * sim/m32r/jmp.cgs: Test JMP instruction.
dfe9df58
NC
279 * sim/m32r/and.cgs: Test AND instruction.
280 * sim/m32r/and3.cgs: Test AND3 instruction.
281 * sim/m32r/beq.cgs: Test BEQ instruction.
282 * sim/m32r/beqz.cgs: Test BEQZ instruction.
283 * sim/m32r/bgez.cgs: Test BGEZ instruction.
284 * sim/m32r/bgtz.cgs: Test BGTZ instruction.
285 * sim/m32r/cmp.cgs: Test CMP instruction.
286 * sim/m32r/cmpi.cgs: Test CMPI instruction.
287 * sim/m32r/cmpu.cgs: Test CMPU instruction.
288 * sim/m32r/cmpui.cgs: Test CMPUI instruction.
289 * sim/m32r/div.cgs: Test DIV instruction.
67dfe6e8 290 * sim/m32r/divu.cgs: Test DIVU instruction.
dfe9df58 291 * sim/m32r/cmpeq.cgs: Test CMPEQ instruction.
dfe9df58
NC
292 * sim/m32r/sll.cgs: Test SLL instruction.
293 * sim/m32r/sll3.cgs: Test SLL3 instruction.
294 * sim/m32r/slli.cgs: Test SLLI instruction.
0a2f6d93
NC
295 * sim/m32r/sra.cgs: Test SRA instruction.
296 * sim/m32r/sra3.cgs: Test SRA3 instruction.
297 * sim/m32r/srai.cgs: Test SRAI instruction.
298 * sim/m32r/srl.cgs: Test SRL instruction.
299 * sim/m32r/srl3.cgs: Test SRL3 instruction.
300 * sim/m32r/srli.cgs: Test SRLI instruction.
301 * sim/m32r/xor3.cgs: Test XOR3 instruction.
302 * sim/m32r/xor.cgs: Test XOR instruction.
489564e2 303start-sanitize-m32rx
67dfe6e8
NC
304 * sim/m32r/jnc.cgs: Test JNC instruction.
305 * sim/m32r/jc.cgs: Test JC instruction.
306 * sim/m32r/cmpz.cgs: Test CMPZ instruction.
307 * sim/m32r/bcl24.cgs: Test long version of BCL instruction
308 * sim/m32r/bcl8.cgs: Test short BCL instruction.
309 * sim/m32r/bncl24.cgs: Test long BNCL instruction.
310 * sim/m32r/bncl8.cgs: Test short BNCL instruction.
311 * sim/m32r/divh.cgs: Test DIVH instruction.
c4448eec 312 * sim/m32r/rach-dsi.cgs: Test extended RACH instruction.
489564e2 313end-sanitize-m32rx
ed063d52
DE
314Tue Feb 17 12:46:05 1998 Doug Evans <devans@seba.cygnus.com>
315
fdad7ba5
DE
316 * config/default.exp: New file.
317 * lib/sim-defs.exp: New file.
318 * sim/m32r/*: m32r dejagnu simulator testsuite.
319
ed063d52
DE
320 * Makefile.in (build_alias): Define.
321 (arch): Define.
322 (RUNTEST_FOR_TARGET): Delete.
323 (RUNTEST): Fix.
d03da19e 324 (SCHEME,SCHEMEFLAGS,CGENDIR,CGENFLAGS): Define.
ed063d52
DE
325 (check): Depend on site.exp. Run dejagnu.
326 (site.exp): New target.
327 (cgen): New target.
328 * configure.in: Call AC_CHECK_PROG(SCHEME) if using cgen.
329 (arch): Define from target_cpu.
330 * configure: Regenerate.
331
1a6eb36b
AC
332Wed Sep 17 10:21:26 1997 Andrew Cagney <cagney@b1.cygnus.com>
333
334 * common/bits-gen.c (gen_bit): Pass in the full name of the macro.
335 (gen_mask): Ditto.
336
337 * common/bits-tst.c (main): Add tests for LSSEXT, MSSEXT.
338 (calc): Add support for 8 bit version of macros.
339 (main): Add tests for 8 bit versions of macros.
340 (check_sext): Check SEXT of zero clears bits.
341
342 * common/bits-gen.c (main): Generate tests for 8 bit versions of
343 macros.
344
a2ab5e65
AC
345Thu Sep 11 13:04:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
346
347 * common/Make-common.in: New file, provide generic rules for
348 running checks.
349
52352d38
AC
350Mon Sep 1 16:43:55 1997 Andrew Cagney <cagney@b1.cygnus.com>
351
352 * configure.in (configdirs): Test for the target directory instead
353 of matching on a target.
354
ed063d52 355start-sanitize-r5900
52352d38
AC
356Tue Jul 15 13:43:20 1997 Andrew Cagney <cagney@sendai.cygnus.com>
357
ed063d52 358 * configure.in (configdirs): Configure mips64vr5900el
52352d38
AC
359 directory.
360 * configure: Regenerate.
361
ed063d52 362end-sanitize-r5900
This page took 0.088863 seconds and 4 git commands to generate.