Wed Jun 10 10:40:03 1998 Michael Snyder <msnyder@cleaver.cygnus.com>
[deliverable/binutils-gdb.git] / sim / testsuite / ChangeLog
CommitLineData
5724515d
DE
1start-sanitize-sky
2Tue Jun 9 08:55:05 1998 Doug Evans <devans@canuck.cygnus.com>
3
4 * sim/sky/dma.h: New file.
5 * sim/sky/vif.h: New file.
6 * sim/sky/vu.h: New file.
7 * sim/sky/sce_main.c: Move magic numbers to .h files.
8
9end-sanitize-sky
cacc8677
DE
10Mon Jun 8 16:08:27 1998 Doug Evans <devans@canuck.cygnus.com>
11
12 * sim/m32r/trap.cgs: Test trap 2.
13
22134bdb
FCE
14Mon Jun 1 18:54:22 1998 Frank Ch. Eigler <fche@cygnus.com>
15
16 * lib/sim-defs.exp (sim_run): Add possible environment variable
17 list to simulator run.
18start-sanitize-sky
19 * sim/sky/sky-defs.tcl: Use it.
20
21 * sim/sky/t-pke2.vif1out: Update to match recent word-precise
22 tracking table change in sim/mips/sky-pke.c.
23 * sim/sky/t-pke3.trc: Ditto.
24 * sim/sky/t-pke4.vif0expect: Ditto.
25end-sanitize-sky
26
27Thu May 28 14:59:46 1998 Jillian Ye <jillian@cygnus.com>
28
29 * Makefile.in: Take RUNTEST out of FLAG_TO_PASS
30 so that make check can be invoked recursively.
31
496b3694
DE
32start-sanitize-sky
33Mon May 18 10:37:47 1998 Doug Evans <devans@canuck.cygnus.com>
34
35 * sim/sky/sky.ld: Delete file.
36
37end-sanitize-sky
41ab9a4b
DE
38Thu May 14 11:48:35 1998 Doug Evans <devans@canuck.cygnus.com>
39
90ef07f2 40 * config/default.exp (CC,SIM): Delete.
1461afc6 41start-sanitize-sky
02a0ec91 42 * sim/sky/sky-defs.tcl (LDSCRIPT,SIM): Delete.
90ef07f2
DE
43 (run_trc_test): Use sim_compile, sim_run. Only delete temp files
44 if testcase passed.
45 (run_brn_test): Ditto.
1461afc6
DE
46 * sim/sky/sky.exp: Add runtest_file_p support. Don't print
47 unsupported message if not sky.
48 * sim/sky/sky_sce.exp: Likewise.
1461afc6 49end-sanitize-sky
90ef07f2 50
41ab9a4b
DE
51 * lib/sim-defs.exp (sim_run): Fix handling of output redirection.
52 New arg prog_opts. All callers updated.
53
54Fri May 8 18:10:28 1998 Jillian Ye <jillian@cygnus.com>
55
56 * Makefile.in: Made "check" the target of two
57 dependencies (test1, test2) so that test2 get a chance to
58 run even when test1 failed if "make -k check" is used.
59
801354e7
DE
60Fri May 8 14:41:28 1998 Doug Evans <devans@canuck.cygnus.com>
61
62 * lib/sim-defs.exp (sim_version): Simplify.
63 (sim_run): Implement.
64 (run_sim_test): Use sim_run.
65 (sim_compile): New proc.
66
67Mon May 4 17:59:11 1998 Frank Ch. Eigler <fche@cygnus.com>
68
69start-sanitize-sky
70 * configure.in (testdir): Don't use old sky test directory.
71 * configure: Regenerated
72 * sky/Makefile.in: swallow stderr on buggy tests
73end-sanitize-sky
74 * config/default.exp: Added C compiler settings.
75
dca2d4f4
DE
76Wed Apr 22 12:26:28 1998 Doug Evans <devans@canuck.cygnus.com>
77
78 * Makefile.in (TARGET_FLAGS_TO_PASS): Delete LIBS, LDFLAGS.
79
aa467704
DE
80Tue Apr 21 10:49:03 1998 Doug Evans <devans@canuck.cygnus.com>
81
82 * lib/sim-defs.exp (run_sim_test): Don't exit early if one mach fails,
83 try all machs.
84
581fd042
DE
85 * sim/m32r/addx.cgs: Test (-1)+(-1)+1.
86
aa467704
DE
87Fri Apr 17 16:00:52 1998 Doug Evans <devans@canuck.cygnus.com>
88
89 * sim/m32r/mv[ft]achi.cgs: Fix expected result
90 (sign extension of top 8 bits).
91start-sanitize-m32rx
92 * sim/m32r/mv[ft]achi-a.cgs: Ditto.
93end-sanitize-m32rx
94
489564e2
DE
95start-sanitize-m32rx
96Tue Apr 14 14:06:34 1998 Doug Evans <devans@canuck.cygnus.com>
97
98 * sim/m32r/maclh1.cgs: Fix testcase.
99 * sim/m32r/maclh1-2.cgs: New testcase.
100
101Tue Mar 3 19:09:09 1998 Doug Evans <devans@canuck.cygnus.com>
102
103 * sim/m32r/sat.cgs: Change sath to sat.
104
105end-sanitize-m32rx
9495a61e
DE
106Wed Feb 25 11:01:17 1998 Doug Evans <devans@canuck.cygnus.com>
107
108 * Makefile.in (RUNTEST): Fix path to runtest.
109
559eba20
FCE
110start-sanitize-sky
111Tue Feb 24 19:47:56 1998 Frank Ch. Eigler <fche@cygnus.com>
112
113 * configure.in (testdir): Added sky subdir for mips64r5900-sky-elf
114 target.
115 * configure: Regenerate.
116end-sanitize-sky
117
f83a90c4
NC
118Fri Feb 20 11:00:02 1998 Nick Clifton <nickc@cygnus.com>
119
c801e51b 120 * sim/m32r/unlock.cgs: Fixed test.
ab361c35 121 * sim/m32r/mvfc.cgs: Fixed test.
78cbe8f6
NC
122 * sim/m32r/remu.cgs: Fixed test.
123
caa71f09
NC
124 * sim/m32r/bnc24.cgs: Test long BNC instruction.
125 * sim/m32r/bnc8.cgs: Test short BNC instruction.
126 * sim/m32r/ld-plus.cgs: Test LD instruction.
127 * sim/m32r/macwhi.cgs: Test MACWHI instruction.
128 * sim/m32r/macwlo.cgs: Test MACWLO instruction.
129 * sim/m32r/mulwhi.cgs: Test MULWHI instruction.
130 * sim/m32r/mulwlo.cgs: Test MULWLO instruction.
131 * sim/m32r/mvfachi.cgs: Test MVFACHI instruction.
132 * sim/m32r/mvfaclo.cgs: Test MVFACLO instruction.
133 * sim/m32r/mvtaclo.cgs: Test MVTACLO instruction.
f83a90c4
NC
134 * sim/m32r/addv.cgs: Test ADDV instruction.
135 * sim/m32r/addv3.cgs: Test ADDV3 instruction.
136 * sim/m32r/addx.cgs: Test ADDX instruction.
137 * sim/m32r/lock.cgs: Test LOCK instruction.
138 * sim/m32r/neg.cgs: Test NEG instruction.
139 * sim/m32r/not.cgs: Test NOT instruction.
140 * sim/m32r/unlock.cgs: Test UNLOCK instruction.
caa71f09
NC
141start-sanitize-m32rx
142 * sim/m32r/mvfachi-a.cgs: Test extended MVFACHI instruction.
aa467704 143 * sim/m32r/mvfaclo-a.cgs: Test extended MVFACLO instruction.
caa71f09
NC
144 * sim/m32r/mvtachi-a.cgs: Test extended MVTACHI instruction.
145 * sim/m32r/mvtaclo-a.cgs: Test extended MVTACLO instruction.
146end-sanitize-m32rx
d03da19e
NC
147Thu Feb 19 11:15:45 1998 Nick Clifton <nickc@cygnus.com>
148
e843e28b
NC
149 * sim/m32r/testutils.inc (mvaddr_h_gr): new macro to load an
150 address into a general register.
151
c4448eec
NC
152 * sim/m32r/or3.cgs: Test OR3 instruction.
153 * sim/m32r/rach.cgs: Test RACH instruction.
154 * sim/m32r/rem.cgs: Test REM instruction.
155 * sim/m32r/sub.cgs: Test SUB instruction.
156 * sim/m32r/mv.cgs: Test MV instruction.
157 * sim/m32r/mul.cgs: Test MUL instruction.
67dfe6e8
NC
158 * sim/m32r/bl24.cgs: Test long BL instruction.
159 * sim/m32r/bl8.cgs: Test short BL instruction.
160 * sim/m32r/blez.cgs: Test BLEZ instruction.
161 * sim/m32r/bltz.cgs: Test BLTZ instruction.
162 * sim/m32r/bne.cgs: Test BNE instruction.
163 * sim/m32r/bnez.cgs: Test BNEZ instruction.
164 * sim/m32r/bra24.cgs: Test long BRA instruction.
165 * sim/m32r/bra8.cgs: Test short BRA instruction.
166 * sim/m32r/jl.cgs: Test JL instruction.
167 * sim/m32r/or.cgs: Test OR instruction.
168 * sim/m32r/jmp.cgs: Test JMP instruction.
dfe9df58
NC
169 * sim/m32r/and.cgs: Test AND instruction.
170 * sim/m32r/and3.cgs: Test AND3 instruction.
171 * sim/m32r/beq.cgs: Test BEQ instruction.
172 * sim/m32r/beqz.cgs: Test BEQZ instruction.
173 * sim/m32r/bgez.cgs: Test BGEZ instruction.
174 * sim/m32r/bgtz.cgs: Test BGTZ instruction.
175 * sim/m32r/cmp.cgs: Test CMP instruction.
176 * sim/m32r/cmpi.cgs: Test CMPI instruction.
177 * sim/m32r/cmpu.cgs: Test CMPU instruction.
178 * sim/m32r/cmpui.cgs: Test CMPUI instruction.
179 * sim/m32r/div.cgs: Test DIV instruction.
67dfe6e8 180 * sim/m32r/divu.cgs: Test DIVU instruction.
dfe9df58 181 * sim/m32r/cmpeq.cgs: Test CMPEQ instruction.
dfe9df58
NC
182 * sim/m32r/sll.cgs: Test SLL instruction.
183 * sim/m32r/sll3.cgs: Test SLL3 instruction.
184 * sim/m32r/slli.cgs: Test SLLI instruction.
0a2f6d93
NC
185 * sim/m32r/sra.cgs: Test SRA instruction.
186 * sim/m32r/sra3.cgs: Test SRA3 instruction.
187 * sim/m32r/srai.cgs: Test SRAI instruction.
188 * sim/m32r/srl.cgs: Test SRL instruction.
189 * sim/m32r/srl3.cgs: Test SRL3 instruction.
190 * sim/m32r/srli.cgs: Test SRLI instruction.
191 * sim/m32r/xor3.cgs: Test XOR3 instruction.
192 * sim/m32r/xor.cgs: Test XOR instruction.
489564e2 193start-sanitize-m32rx
67dfe6e8
NC
194 * sim/m32r/jnc.cgs: Test JNC instruction.
195 * sim/m32r/jc.cgs: Test JC instruction.
196 * sim/m32r/cmpz.cgs: Test CMPZ instruction.
197 * sim/m32r/bcl24.cgs: Test long version of BCL instruction
198 * sim/m32r/bcl8.cgs: Test short BCL instruction.
199 * sim/m32r/bncl24.cgs: Test long BNCL instruction.
200 * sim/m32r/bncl8.cgs: Test short BNCL instruction.
201 * sim/m32r/divh.cgs: Test DIVH instruction.
c4448eec 202 * sim/m32r/rach-dsi.cgs: Test extended RACH instruction.
489564e2 203end-sanitize-m32rx
ed063d52
DE
204Tue Feb 17 12:46:05 1998 Doug Evans <devans@seba.cygnus.com>
205
fdad7ba5
DE
206 * config/default.exp: New file.
207 * lib/sim-defs.exp: New file.
208 * sim/m32r/*: m32r dejagnu simulator testsuite.
209
ed063d52
DE
210 * Makefile.in (build_alias): Define.
211 (arch): Define.
212 (RUNTEST_FOR_TARGET): Delete.
213 (RUNTEST): Fix.
d03da19e 214 (SCHEME,SCHEMEFLAGS,CGENDIR,CGENFLAGS): Define.
ed063d52
DE
215 (check): Depend on site.exp. Run dejagnu.
216 (site.exp): New target.
217 (cgen): New target.
218 * configure.in: Call AC_CHECK_PROG(SCHEME) if using cgen.
219 (arch): Define from target_cpu.
220 * configure: Regenerate.
221
1a6eb36b
AC
222Wed Sep 17 10:21:26 1997 Andrew Cagney <cagney@b1.cygnus.com>
223
224 * common/bits-gen.c (gen_bit): Pass in the full name of the macro.
225 (gen_mask): Ditto.
226
227 * common/bits-tst.c (main): Add tests for LSSEXT, MSSEXT.
228 (calc): Add support for 8 bit version of macros.
229 (main): Add tests for 8 bit versions of macros.
230 (check_sext): Check SEXT of zero clears bits.
231
232 * common/bits-gen.c (main): Generate tests for 8 bit versions of
233 macros.
234
a2ab5e65
AC
235Thu Sep 11 13:04:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
236
237 * common/Make-common.in: New file, provide generic rules for
238 running checks.
239
52352d38
AC
240Mon Sep 1 16:43:55 1997 Andrew Cagney <cagney@b1.cygnus.com>
241
242 * configure.in (configdirs): Test for the target directory instead
243 of matching on a target.
244
ed063d52 245start-sanitize-r5900
52352d38
AC
246Tue Jul 15 13:43:20 1997 Andrew Cagney <cagney@sendai.cygnus.com>
247
ed063d52 248 * configure.in (configdirs): Configure mips64vr5900el
52352d38
AC
249 directory.
250 * configure: Regenerate.
251
ed063d52 252end-sanitize-r5900
This page took 0.0605 seconds and 4 git commands to generate.