* interp.c (sim_open): New arg `kind'.
[deliverable/binutils-gdb.git] / sim / v850 / ChangeLog
CommitLineData
fbda74b1
DE
1Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
2
8a7c3105
DE
3 * interp.c (sim_open): New arg `kind'.
4
fbda74b1
DE
5 * configure: Regenerated to track ../common/aclocal.m4 changes.
6
a35e91c3
AC
7Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
8
9 * configure: Regenerated to track ../common/aclocal.m4 changes.
10
11Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
12
13 * configure: Regenerated to track ../common/aclocal.m4 changes.
14
a77aa7ec
AC
15Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
16
17 * configure: Re-generate.
18
601fb8ae
MM
19Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
20
21 * configure: Regenerate to track ../common/aclocal.m4 changes.
22
0b0cc453
DE
23Thu Mar 13 13:00:54 1997 Doug Evans <dje@canuck.cygnus.com>
24
25 * interp.c (sim_open): New SIM_DESC result. Argument is now
26 in argv form.
27 (other sim_*): New SIM_DESC argument.
28
29Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
30
31 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
32 COMMON_{PRE,POST}_CONFIG_FRAG instead.
33 * configure.in: sinclude ../common/aclocal.m4.
34 * configure: Regenerated.
35
295dbbe4
SG
36Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
37
38 * configure configure.in Makefile.in: Update to new configure
39 scheme which is more compatible with WinGDB builds.
40 * configure.in: Improve comment on how to run autoconf.
41 * configure: Re-run autoconf to get new ../common/aclocal.m4.
42 * Makefile.in: Use autoconf substitution to install common
43 makefile fragment.
44
5a8023e5
MM
45Mon Jan 20 16:05:34 1997 Michael Meissner <meissner@tiktok.cygnus.com>
46
47 * simops.c (OP_{E0,2E0,6E0}): The multiply operations sign extend,
48 not zero extend.
49
50Tue Jan 14 17:06:03 1997 Stu Grossman (grossman@critters.cygnus.com)
51
52 * simops.c: Put ifdefs around things to make MSVC happy. Get rid
53 of unistd.h. Disable SYS_stat, SYS_chown, SYS_time, SYS_times,
54 SYS_gettimeofday and SYS_utime from MSVC.
55
6ec96a02
MM
56Tue Dec 31 18:11:13 1996 Michael Meissner <meissner@tiktok.cygnus.com>
57
58 * simops.c (OP_10007E0): Know that kill encodes the signal number
59 via: 0xdead0000 | signal and turn it back into a signal.
60
ee3f2d4f
MM
61Fri Dec 27 14:44:06 1996 Michael Meissner <meissner@tiktok.cygnus.com>
62
63 * v850_sim.h (SIG_V850_EXIT): Define as -1.
64
65 * interp.c (sim_open): Cast calloc function.
66 (sim_stop_reason): If signal is SIG_V850_EXIT, inform gdb the
67 program exited with the appropriate exit code.
68 (sim_set_interrupt): Declare buildargv.
69
70 * simops.c (OP_10007E0): Make exit signal normal exit. Make time
71 type correct and work on big endian systems.
72
73Wed Nov 20 02:18:44 1996 Doug Evans <dje@canuck.cygnus.com>
74
75 * Makefile.in: Delete stuff moved to ../common/Make-common.in.
76 (SIM_OBJS,SIM_EXTRA_CFLAGS,SIM_EXTRA_CLEAN): Define.
77 * configure.in: Simplify using macros in ../common/aclocal.m4.
78 Call AC_CHECK_HEADERS(unistd.h).
79 * configure: Regenerated.
80 * config.in: New file.
81 * simops.c: #include "config.h". #include <unistd.h> if present.
82
83Sun Nov 3 23:02:54 1996 Stan Shebs <shebs@andros.cygnus.com>
84
85 * v850_sim.h (State): New slots dummy_mem, pending_nmi.
86 (EIPC, etc): New macros for system registers.
87 * simops.c, interp.c: Use everywhere.
88
89 * interp.c: Add support for interrupts issued by interrupt
90 generators, either PC- or time-based. Controlled by simulator
91 command "sim interrupt".
92
93 * interp.c: Add support for variable-size allocation of memory,
94 via simulator command "sim memory-map".
95 (map): Issue SIGSEGV for references to invalid memory regions.
96
7fc45edb
GRK
97Thu Oct 31 14:44:10 1996 Gavin Koch <gavin@cygnus.com>
98
99 * simops.c: Include <sys/time.h> for struct timeval and
100 struct timezone.
101
6803f89b
JL
102Wed Oct 30 08:49:10 1996 Jeffrey A Law (law@cygnus.com)
103
8824fb45
JL
104 * simops.c (OP_10007E0): Handle SYS_times and SYS_gettimeofday.
105
6803f89b
JL
106 * simops.c (OP_10007E0): Handle SYS_time.
107
c500c074
JL
108Tue Oct 29 14:22:55 1996 Jeffrey A Law (law@cygnus.com)
109
110 * simops.c: Include <sys/stat.h>.
111 (OP_10007E0): Handle SYS_stat.
112
0a89af6e
JL
113Thu Oct 24 12:26:35 1996 Jeffrey A Law (law@cygnus.com)
114
c500c074
JL
115 * simops.c (OP_10007E0): Don't declare errno.
116
f0099789
JL
117 * simops.c (OP_500): Mask off low bit in displacement
118 for sld.w.
119 (OP_501): Similarly.
120
85c09b05
JL
121 * simops.c (OP_500): Fix displacement handling for sld.w.
122 (OP_501): Similarly for sst.w.
123
0a89af6e
JL
124 * simops.c (trace_input): Remove all references to SEXT7.
125 (OP_300, OP_400, OP_500, OP_380, OP_480, OP_501): Displacement
126 is zero extended for sst/sld instructions.
127 * v850_sim.h (SEX7): Delete. It's no longer needed (and it
128 was incorrect anyway).
129
96851909
SG
130Thu Oct 24 10:33:33 1996 Stu Grossman (grossman@critters.cygnus.com)
131
132 * Makefile.in: Get rid of srcroot. Set all INSTALL macros via
133 autoconf.
134 * gencode.c (write_opcodes): Pad operands field to account for
135 MSVC braindamage.
136 * simops.c: Include errno.h. Exclude SYS_chown, since MSVC
137 doesn't support it. (Why is this here in the first place?!?)
138 * v850_sim.h: Get rid of 64 bit defs. Also, get rid of #elif's.
139 Change number of operands in struct simops from 9 to 6. Define
140 SIGTRAP and SIGQUIT for MSVC.
141
254ef340
SG
142Tue Oct 15 16:19:51 1996 Stu Grossman (grossman@critters.cygnus.com)
143
144 * interp.c (MEM_SIZE): It's now bytes, not a power of 2.
145 * (map): Add support for external mem in the 1->2 meg range.
146 Also, abort() when memory access is way out of bounds. (Better to
147 die than to give wrong result. (This will be fixed later.))
148 * (sim_size): MEM_SIZE is now bytes, not shift factor.
149
150Tue Oct 1 15:53:24 1996 Gavin Koch <gavin@cygnus.com>
151
152 * simops.c (trace_input): Swapped order of operands for output
153 output of OP_IMM_REG. Changed the fetching of the operands for
154 OP_LOAD32, and OP_STORE32 to work like op-function.
155
156Mon Sep 30 15:46:33 1996 Stu Grossman (grossman@critters.cygnus.com)
157
158 * interp.c: Move includes of remote-sim.h and callback.h to
159 v850-sim.h.
160 * (lookup_hash): Add PC to report of hash failure.
161 * (map load_mem store_mem): New memory subsystem. Models V851
162 memory system.
163 * (sim_write sim_read): Use new memory subsystem.
164 * (sim_resume): Don't load and save PC into EIPC anymore. Needed
165 to make user-defined traps work right.
166 * simops.c (OP_*): Use new memory subsystem.
167 * (OP_14007E0 (reti)): Implement reti.
168 * (OP_14996E0 (trap)): Implement user-defined traps. Move I/O to
169 trap 31. Use new memory subsystem.
170 * v850_sim.h: Prototypes for load_mem, store_mem and map. Use
171 load_mem in RLW macro.
172
88777ce2
SG
173Fri Sep 27 18:34:09 1996 Stu Grossman (grossman@critters.cygnus.com)
174
175 * gencode.c (write_opcodes): Output hex values for opcode mask
176 and patterns.
177 * interp.c (sim_resume): Save and restore PC from the appropriate
178 register.
179 * (sim_fetch_register sim_store_register): Fix byte-order problem
180 with reading and writing registers.
181 * simops.c (OP_FFFF): Implement pseudo-breakpoint insn.
182
da86a4fa
JL
183Fri Sep 27 17:42:37 1996 Jeffrey A Law (law@cygnus.com)
184
185 * simops.c (trace_input): Fix thinko.
186
187Wed Sep 18 09:54:12 1996 Michael Meissner <meissner@tiktok.cygnus.com>
188
189 * simops.c (exec_bfd): Rename from sim_bfd.
190 (trace_input): Ditto.
191
1d00ce83
MM
192Thu Sep 12 12:03:05 1996 Michael Meissner <meissner@tiktok.cygnus.com>
193
194 * simops.c (trace_input): Use find_nearest_line to print line
195 number, function name or file name of PC.
196
ead4a3f1
MM
197Wed Sep 11 16:44:37 1996 Michael Meissner <meissner@tiktok.cygnus.com>
198
199 * simops.c: Add tracing support. Use SEXTxx macros instead of
200 doing hardwired shifts.
201
202 * configure.in (--enable-sim-cflags): Add switch to add additional
203 flags to simulator buld. If --enable-sim-cflags=trace, turn on
204 tracing.
205 * configure: Regenerate.
206
207 * Makefile.in: Don't require a VPATH capable make if configuring
208 in the same directory. Don't use CFLAGS for configuration flags.
209 Add flags from --enable-sim-cflags. Support canadian cross
210 builds. Rebuild whole simulator if include files change.
211
212 * interp.c (v850_debug): New global for debugging.
213 (lookup_hash,sim_size,sim_set_profile): Use
214 printf_filtered callback, instead of calling printf directly.
215 (sim_{open,trace}): Enable tracing if -t and compiled for tracing.
216
217 * v850_sim.h: Use limits.h to set the various sized types.
218 (SEXT{5,7,16,22}): New macros.
219
9909e232
JL
220Mon Sep 9 20:50:46 1996 Jeffrey A Law (law@cygnus.com)
221
222 * interp.c (hash): Make this an inline function
223 when compiling with GCC. Simplify.
224 * simpos.c: Explicitly include "sys/syscall.h". Remove
225 some #if 0'd code. Enable more emulated syscalls.
226
227Wed Sep 4 01:48:55 1996 Jeffrey A Law (law@cygnus.com)
228
229 * interp.c: Fix sign bit handling for add and sub instructions.
230
d81352b8
JL
231Tue Sep 3 10:20:30 1996 Jeffrey A Law (law@cygnus.com)
232
9fca2fd3
JL
233 * gencode.c: Fix various indention & style problems.
234 Remove test code. Remove #if 0 code.
235 * interp.c: Provide prototypes for all static functions.
236 Fix minor indention problems.
237 (sim_open, sim_resume): Remove unused variables.
238 (sim_read): Return type is "int".
239 * simops.c: Remove unused variables.
240 (divh): Make result of divide-by-zero zero.
241 (setf): Initialize result to keep compiler quiet.
242 (sar instructions): These just clear the overflow bit.
243 * v850_sim.h: Provide prototypes for put_byte, put_half
244 and put_word.
245
d81352b8
JL
246 * interp.c: OP should be an array of 32bit operands!
247 (v850_callback): Declare.
248 (do_format_5): Fix extraction of OP[0].
249 (sim_size): Remove debugging printf.
250 (sim_set_callbacks): Do something useful.
251 (sim_stop_reason): Gross hacks to get c-torture running.
252 * simops.c: Simplify code for computing targets of bCC
253 insns. Invert 's' bit if 'ov' bit is set for some
254 instructions. Fix 'cy' bit handling for numerous
255 instructions. Make the simulator stop when a halt
256 instruction is encountered. Very crude support for
257 emulated syscalls (trap 0).
258 * v850_sim.h: Include "callback.h" and declare
259 v850_callback. Items in the operand array are 32bits.
260
261Sun Sep 1 22:35:35 1996 Jeffrey A Law (law@cygnus.com)
262
263 * interp.c (sim_resume): Fix code to check for a format 3
264 opcode.
265 * simops.c: bCC insns only argument is a constant, not a
266 register value (duh...)
267
83fc3bac
JL
268Fri Aug 30 10:33:49 1996 Jeffrey A Law (law@cygnus.com)
269
787d66bb
JL
270 * simops.c: Fix "not1" and "set1".
271
3046d879
JL
272 * simops.c: Don't forget to initialize temp for
273 "ld.h" and "ld.w"
274
ba853302
JL
275 * interp.c: Remove various debugging printfs.
276
0e4ccc58
JL
277 * simops.c: Fix satadd, satsub boundary case handling.
278
83fc3bac
JL
279 * interp.c (hash): Fix.
280 * interp.c (do_format_8): Get operands correctly and
281 call the target function.
282 * simops.c: Rough cut at "clr1", "not1", "set1", and "tst1".
283
1fe983dc
JL
284Thu Aug 29 13:53:29 1996 Jeffrey A Law (law@cygnus.com)
285
3cb6bf78
JL
286 * interp.c (do_format_4): Get operands correctly and
287 call the target function.
288 * simops.c: Rough cut at "sld.b", "sld.h", "sld.w", "sst.b",
289 "sst.h", and "sst.w".
290
28647e4c
JL
291 * v850_sim.h: The V850 doesn't have split I&D spaces. Change
292 accordingly. Remove many unused definitions.
293 * interp.c: The V850 doesn't have split I&D spaces. Change
294 accordingly.
295 (get_longlong, get_longword, get_word): Deleted.
296 (write_longlong, write_longword, write_word): Deleted.
297 (get_operands): Deleted.
298 (get_byte, get_half, get_word): New functions.
299 (put_byte, put_half, put_word): New functions.
300 * simops.c: Remove unused functions. Rough cut at
301 "ld.b", "ld.h", "ld.w", "st.b", "st.h", "st.w" insns.
302
614f1c68
JL
303 * v850_sim.h (struct _state): Remove "psw" field. Add
304 "sregs" field.
305 (PSW): Remove bogus definition.
306 * simops.c: Change condition code handling to use the psw
307 register within the sregs array. Handle "ldsr" and "stsr".
308
dca41ba7
JL
309 * simops.c: Handle "satadd", "satsub", "satsubi", "satsubr".
310
e9b6cbac
JL
311 * interp.c (do_format_5): Get operands correctly and
312 call the target function.
313 (sim_resume): Don't do a PC update for format 5 instructions.
314 * simops.c: Handle "jarl" and "jmp" instructions.
315
3095b8df
JL
316 * simops.c: Fix minor typos. Handle "cmp", "setf", "tst"
317 "di", and "ei" instructions correctly.
318
2108e864
JL
319 * interp.c (do_format_3): Get operands correctly and call
320 the target function.
321 * simops.c: Handle bCC instructions.
322
35404c7d
JL
323 * simops.c: Add condition code handling to shift insns.
324 Fix minor typos in condition code handling for other insns.
325
aabce0f4
JL
326 * Makefile.in: Fix typo.
327 * simops.c: Add condition code handling to "sub" "subr" and
328 "divh" instructions.
329
0ef0eba5
JL
330 * interp.c (hash): Update to be more accurate.
331 (lookup_hash): Call hash rather than computing the hash
332 code here.
333 (do_format_1_2): Handle format 1 and format 2 instructions.
334 Get operands correctly and call the target function.
335 (do_format_6): Get operands correctly and call the target
336 function.
337 (do_formats_9_10): Rough cut so shift ops will work.
338 (sim_resume): Tweak to deal with format 1 and format 2
339 handling in a single funtion. Don't update the PC
340 for format 3 insns. Fix typos.
341 * simops.c: Slightly reorganize. Add condition code handling
342 to "add", "addi", "and", "andi", "or", "ori", "xor", "xori"
343 and "not" instructions.
344 * v850_sim.h (reg_t): Registers are 32bits.
345 (_state): The V850 has 32 general registers. Add a 32bit
346 psw and pc register too. Add accessor macros
347
348 * Makefile.in, interp.c, v850_sim.h: Bring over endianness
349 changes from the d10v simulator.
350
77553374
JL
351 * simops.c: Add shift support.
352
e98e3b2c
JL
353 * simops.c: Add multiply & divide support. Abort for system
354 instructions.
355
1fe983dc
JL
356 * simops.c: Add logicals, mov, movhi, movea, add, addi, sub
357 and subr. No condition codes yet.
358
22c1c7dd
JL
359Wed Aug 28 13:53:22 1996 Jeffrey A Law (law@cygnus.com)
360
361 * ChangeLog, Makefile.in, configure, configure.in, v850_sim.h,
362 gencode.c, interp.c, simops.c: Created.
363
This page took 0.057018 seconds and 4 git commands to generate.