projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
sim: drop --enable-sim-{regparm,stdcall} options
[deliverable/binutils-gdb.git] / sim / v850 / ChangeLog
CommitLineData
22be3fbe
MF		 12016-01-10 Mike Frysinger <vapier@gentoo.org>
2
3 * configure: Regenerate.
4
0dc73ef7
MF		 52016-01-10 Mike Frysinger <vapier@gentoo.org>
6
7 * configure: Regenerate.
8
936df756
MF		 92016-01-09 Mike Frysinger <vapier@gentoo.org>
10
11 * config.in, configure: Regenerate.
12
2e3d4f4d
MF		 132016-01-06 Mike Frysinger <vapier@gentoo.org>
14
15 * interp.c (sim_open): Mark argv const.
16 (sim_create_inferior): Mark argv and env const.
17
9bbf6f91
MF		 182016-01-04 Mike Frysinger <vapier@gentoo.org>
19
20 * configure: Regenerate.
21
77cf2ef5
MF		 222016-01-03 Mike Frysinger <vapier@gentoo.org>
23
24 * interp.c (sim_open): Update sim_parse_args comment.
25
0cb8d851
MF		 262016-01-03 Mike Frysinger <vapier@gentoo.org>
27
28 * configure.ac (SIM_AC_OPTION_HOSTENDIAN): Delete.
29 * configure: Regenerate.
30
1ac72f06
MF		 312016-01-02 Mike Frysinger <vapier@gentoo.org>
32
33 * configure.ac (SIM_AC_OPTION_ENDIAN): Change LITTLE_ENDIAN to
34 LITTLE.
35 * configure: Regenerate.
36
e1211e55
MF		 372015-12-30 Mike Frysinger <vapier@gentoo.org>
38
39 * wrapper.c (v850_reg_store, v850_reg_fetch): Define.
40 (sim_open): Call CPU_REG_FETCH/CPU_REG_STORE.
41 (sim_store_register): Rename to ...
42 (v850_reg_store): ... this.
43 (sim_fetch_register): Rename to ...
44 (v850_reg_fetch): ... this.
45
5e744ef8
MF		 462015-12-27 Mike Frysinger <vapier@gentoo.org>
47
48 * Makefile.in (SIM_OBJS): Delete sim-hload.o.
49
1b393626
MF		 502015-12-26 Mike Frysinger <vapier@gentoo.org>
51
52 * config.in, configure: Regenerate.
53
84e8e361
MF		 542015-12-24 Mike Frysinger <vapier@gentoo.org>
55
56 * sim-main.h (WITH_WATCHPOINTS): Delete.
57
1d19cae7
DV		 582015-12-15 Dominik Vogt <vogt@linux.vnet.ibm.com>
59
60 * simops.c (v850_bins): Fix left shift of negative value.
61
c389945b
MF		 622015-11-17 Mike Frysinger <vapier@gentoo.org>
63
64 * sim-main.h (WITH_CORE): Delete.
65
cdf850e9
MF		 662015-11-17 Mike Frysinger <vapier@gentoo.org>
67
68 * sim-main.h (WITH_MODULO_MEMORY): Delete.
69
797eee42
MF		 702015-11-15 Mike Frysinger <vapier@gentoo.org>
71
72 * Makefile.in (SIM_OBJS): Delete sim-reason.o and sim-stop.o.
73
6e4f085c
MF		 742015-11-14 Mike Frysinger <vapier@gentoo.org>
75
76 * interp.c (sim_close): Delete.
77
8d0978fb
MF		 782015-06-23 Mike Frysinger <vapier@gentoo.org>
79
80 * configure: Regenerate.
81
a3487082
MF		 822015-06-12 Mike Frysinger <vapier@gentoo.org>
83
84 * configure: Regenerate.
85
306f4178
MF		 862015-06-12 Mike Frysinger <vapier@gentoo.org>
87
88 * configure: Regenerate.
89
5d19c366
MF		 902015-06-11 Mike Frysinger <vapier@gentoo.org>
91
92 * interp.c (INLINE): Delete define.
93
20bca71d
MF		 942015-04-18 Mike Frysinger <vapier@gentoo.org>
95
96 * sim-main.h (SIM_CPU): Delete.
97
7e83aa92
MF		 982015-04-18 Mike Frysinger <vapier@gentoo.org>
99
100 * sim-main.h (sim_cia): Delete.
101
034685f9
MF		 1022015-04-17 Mike Frysinger <vapier@gentoo.org>
103
104 * sim-main.h (CIA_GET, CIA_SET): Delete.
105
78e9aa70
MF		 1062015-04-15 Mike Frysinger <vapier@gentoo.org>
107
108 * Makefile.in (SIM_OBJS): Delete sim-cpu.o.
109 * sim-main.h (STATE_CPU): Delete.
110
bf12d44e
MF		 1112015-04-13 Mike Frysinger <vapier@gentoo.org>
112
113 * configure: Regenerate.
114
14c9ad2e
MF		 1152015-04-13 Mike Frysinger <vapier@gentoo.org>
116
117 * Makefile.in (SIM_OBJS): Add sim-cpu.o.
118 * interp.c (v850_pc_get, v850_pc_set): New functions.
119 (sim_open): Declare new local var i. Call sim_cpu_alloc_all.
120 Call CPU_PC_FETCH & CPU_PC_STORE for all cpus.
121 (sim_pc_get): Delete.
122 * sim-main.h (SIM_CPU): Define.
123 (struct sim_state): Change cpu to an array of pointers.
124 (STATE_CPU): Drop &.
125
122bbfb5
MF		 1262015-04-06 Mike Frysinger <vapier@gentoo.org>
127
128 * Makefile.in (SIM_OBJS): Delete sim-engine.o and sim-hrw.o.
129
aadc9410
MF		 1302015-03-31 Mike Frysinger <vapier@gentoo.org>
131
132 * config.in, configure: Regenerate.
133
05f53ed6
MF		 1342015-03-24 Mike Frysinger <vapier@gentoo.org>
135
136 * interp.c (sim_pc_get): New function.
137
ae7d0cac
MF		 1382015-03-16 Mike Frysinger <vapier@gentoo.org>
139
140 * config.in, configure: Regenerate.
141
465fb143
MF		 1422015-03-14 Mike Frysinger <vapier@gentoo.org>
143
144 * Makefile.in (SIM_RUN_OBJS): Delete.
145
5cddc23a
MF		 1462015-03-14 Mike Frysinger <vapier@gentoo.org>
147
148 * configure.ac (AC_CHECK_HEADERS): Delete unistd.h & stdlib.h &
149 string.h & strings.h & time.h.
150 * aclocal.m4, configure: Regenerate.
151
a3976a7c
NC		 1522015-02-27 Nick Clifton <nickc@redhat.com>
153
154 * sim-main.h (reg64_t): New type.
155 (v850_regs): Add selID_sregs field.
156 (VR, SAT16, SAT32, ABS16, ABS32 ): New macros.
157 * v850-dc: Add fields for v850e3v5 instructions.
158 * v850.igen (cvtf.dl): Use correctly signed local value.
159 (cvtf.dw, cvtf.sw, trncf.dul, trncf.dl, trncf.sul, trncf.sw):
160 Likewise.
161 * interp.c: Fix old style function declarations.
162 * simops.c: Likewise.
163
9ad55e9b
NC		 1642015-02-24 Nick Clifton <nickc@redhat.com>
165
166 * v850.igen: Add more e3v5 support.
167 (FMAF.S): New pattern.
168 (FMSF.S): New pattern.
169 (FNMAF.S): New pattern.
170 (FNMSF.S): New pattern.
171 (cnvq15q30): New pattern.
172 (cnvq30q15): New pattern.
173 (cnvq31q62): New pattern.
174 (cnvq62q31): New pattern.
175 (dup.h): New pattern.
176 (dup.w): New pattern.
177 (expq31): New pattern.
178 (modadd): New pattern.
179 (mov.dw): New pattern.
180 (mov.h): New pattern.
181 (mov.w): New pattern.
182 (pki16i32): New pattern.
183 (pki16ui8): New pattern.
184 (pki32i16): New pattern.
185 (pki64i32): New pattern.
186 (pkq15q31): New pattern.
187 (pkq30q31): New pattern.
188 (pkq31q15): New pattern.
189 (pkui8i16): New pattern.
190 (vabs.h): New pattern.
191 (vabs.w): New pattern.
192 (vadd.dw): New placeholder pattern.
193 (vadd.h): New placeholder pattern.
194 (vadd.w): New placeholder pattern.
195 (vadds.h): New placeholder pattern.
196 (vadds.w): New placeholder pattern.
197 (vaddsat.h): New placeholder pattern.
198 (vaddsat.w): New placeholder pattern.
199 (vand): New pattern.
200 (vbiq.h): New placeholder pattern.
201 (vbswap.dw): New placeholder pattern.
202 (vbswap.h): New placeholder pattern.
203 (vbswap.w): New placeholder pattern.
204 (vcalc.h): New placeholder pattern.
205 (vcalc.w): New placeholder pattern.
206 (vcmov): New placeholder pattern.
207
2974be62
AM		 2082014-08-19 Alan Modra <amodra@gmail.com>
209
210 * configure: Regenerate.
211
faa743bb
RM		 2122014-08-15 Roland McGrath <mcgrathr@google.com>
213
214 * configure: Regenerate.
215 * config.in: Regenerate.
216
1a8a700e
MF		 2172014-03-04 Mike Frysinger <vapier@gentoo.org>
218
219 * configure: Regenerate.
220
bf3d9781
AM		 2212013-09-23 Alan Modra <amodra@gmail.com>
222
223 * configure: Regenerate.
224
31e6ad7d
MF		 2252013-06-03 Mike Frysinger <vapier@gentoo.org>
226
227 * aclocal.m4, configure: Regenerate.
228
fd7b2a54
NC		 2292013-05-13 Nick Clifton <nickc@redhat.com>
230
231 * v850.igen (LDSR): Accept but ignore a selID parameter.
232
d3685d60
TT		 2332013-05-10 Freddie Chopin <freddie_chopin@op.pl>
234
235 * configure: Rebuild.
236
67d7515b
NC		 2372013-01-28 Nick Clifton <nickc@redhat.com>
238
239 * simops.c (v850_rotl): New function.
240 (v850_bins): New function.
241 * simops.h: Add prototypes fir v850_rotl and v850_bins.
242 * v850-dc: Add entries for V850e3v5.
243 * v850.igen: Add support for v850e3v5.
244 (ld.dw, st.dw, rotl, bins): New patterns.
245
85367826
NC		 2462013-01-10 Nick Clifton <nickc@redhat.com>
247
248 * interp.c (sim_open): Add support for bfd_arch_v850_rh850
249 architecture type. Add support for bfd_mach_v850e2 and
250 bfd_mach_v850e2v3 machine numbers.
72f4393d
L		 251 * v850.igen (dbtrap): Add support for SIM_OPEN_DEBUG.
252 (cmpf.d): Correct order of operands.
253 (cmpf.s): Likewise.
254 (trncf.dul): New pattern.
255 (trncf.duw): New pattern.
256 (trncf.sul): New pattern.
257 (trncf.suw): New pattern.
258 * v850-dc: Correct bitfield selection for TRNCF.SW and CVTF.SW.
85367826 259
d99ff40f
NC		 2602012-09-13 Nick Clifton <nickc@redhat.com>
261
262 * v850.igen (W,WWWW): Correct computation of register number.
263 (JR32): Remove unnecessary comma.
264 (cmovf.s): Register 0 is an invalid source register.
265 (maddf.s): Remove bogus intermediary rounding.
266 (nmaddf.s): Likewise.
267 (trncf.sl): Remove bogus initial rounding.
268 (trncf.dw): Likewise.
269 (trncf.sl): Likewise.
270 (trncf.sw): Likewise.
271
5f3ef9d0
JB		 2722012-06-15 Joel Brobecker <brobecker@adacore.com>
273
274 * config.in, configure: Regenerate.
275
2aaed979
KB		 2762012-03-28 Rathish C <rathish.c@kpitcummins.com>
277
278 * sim-main.h (struct _v850_regs): Add new fields mpu0_sregs,
279 mpu1_sregs, and fpu_sregs.
280 (MPU0_SR, MPU1_SR, FPU_SR): New macros for accessing new fields
281 in _v850_regs struct.
282 (SP_REGNO): Define.
283 (SP): Redefine using SP_REGNO.
284 (PSW_REGNO, EIIC, FEIC, DBIC, DIR, EIWR, FEWR, DBWR, BSEL, PSW_NPV)
285 (PSW_DMP, PSW_IMP, ECR_EICC, ECR_FECC, FPSR, FPSR_REGNO, FPEPC)
286 (FPST, FPST_REGNO, FPCC, FPCFG, FPCFG_REGNO, FPSR_DEM, FPSR_SEM)
287 (FPSR_RM, FPSR_RN, FPSR_FS, FPSR_PR, FPSR_XC, FPSR_XCE, FPSR_XCV)
288 (FPSR_XCZ, FPSR_XCO, FPSR_XCU, FPSR_XCI, FPSR_XE, FPSR_XEV)
289 (FPSR_XEZ, FPSR_XEO, FPSR_XEU, FPSR_XEI, FPSR_XP, FPSR_XPV)
290 (FPSR_XPZ, FPSR_XPO, FPSR_XPU, FPSR_XPI, FPST_PR, FPST_XCE)
291 (FPST_XCV, FPST_XCZ, FPST_XCO, FPST_XCU, FPST_XCI, FPST_XPV)
292 (FPST_XPZ, FPST_XPO, FPST_XPU, FPST_XPI, FPCFG_RM, FPCFG_XEV)
293 (FPCFG_XEZ, FPCFG_XEO, FPCFG_XEU, FPCFG_XEI, GET_FPCC, CLEAR_FPCC)
294 (SET_FPCC, TEST_FPCC, FPSR_GET_ROUND, MPM, MPC, MPC_REGNO, TID)
295 (PPA, PPM, PPC, DCC, DCV0, DCV1, SPAL, SPAU, IPA0L, IPA0U, IPA1L)
296 (IPA1U, IPA2L, IPA2U, IPA3L, IPA3U, DPA0L, DPA0U, DPA1L, DPA1U)
297 (DPA2L, DPA2U, DPA3L, DPA3U, PPC_PPE, SPAL_SPE, SPAL_SPS, VIP)
298 (VMECR, VMTID, VMADR, VPECR, VPTID, VPADR, VDECR, VDTID, MPM_AUE)
299 (MPM_MPE, VMECR_VMX, VMECR_VMR, VMECR_VMW, VMECR_VMS, VMECR_VMRMW)
300 (VMECR_VMMS, IPA2ADDR, IPA_IPE, IPA_IPX, IPA_IPR, IPE0, IPE1, IPE2)
301 (IPE3, IPX0, IPX1, IPX2, IPX3, IPR0, IPR1, IPR2, IPR3, DPA2ADDR)
302 (DPA_DPE, DPA_DPR, DPA_DPW, DPE0, DPE1, DPE2, DPE3, DPR0, DPR1)
303 (DPR2, DPR3, DPW0, DPW1, DPW2, DPW3, DCC_DCE0, DCC_DCE1, PPA2ADDR)
304 (PPC_PPC, PPC_PPE, PPC_PPM): New macros.
305 (FPU_COMPARE): New enum.
306 (TRACE_FP_INPUT_FPU1, TRACE_FP_INPUT_FPU2, TRACE_FP_INPUT_FPU3)
307 (TRACE_FP_INPUT_BOOL1_FPU2, TRACE_FP_INPUT_WORD2)
308 (TRACE_FP_RESULT_WORD1, TRACE_FP_RESULT_WORD2): New macros.
309 * simops.c (Add32): Update prototype.
310 (update_fpsr): New function.
311 (SignalException): New function.
312 (SignalExceptionFPE): New function.
313 (check_invalid_snan): New function.
314 (v850_float_compare): New function.
315 (v850_div): New function.
316 (v850_divu): New function.
317 (v850_sar): New function.
318 (v850_shl): New function.
319 (v850_shr): New function.
320 (v850_satadd): New function.
321 (v850_satsub): New function.
322 (load_data_mem): New function.
323 (store_data_mem): New function.
324 (mpu_load_mem_test): New function.
325 (mpu_store_mem_test): New function.
326 * simops.h: Add function prototype for above mentioned functions.
327 (check_cvt_fi, check_cvt_if, check_cvt_ff): Define.
328 * v850-dc: Add entry for v850e2 and v850e2v3.
329 * v850.igen: Add support for v850e2 and v850e2v3.
330
2232061b
MF		 3312012-03-24 Mike Frysinger <vapier@gentoo.org>
332
333 * aclocal.m4, config.in, configure: Regenerate.
334
db2e4d67
MF		 3352011-12-03 Mike Frysinger <vapier@gentoo.org>
336
337 * aclocal.m4: New file.
338 * configure: Regenerate.
339
9c082ca8
MF		 3402011-10-17 Mike Frysinger <vapier@gentoo.org>
341
342 * configure.ac: Change include to common/acinclude.m4.
343
6ffe910a
MF		 3442011-10-17 Mike Frysinger <vapier@gentoo.org>
345
346 * configure.ac: Change AC_PREREQ to 2.64. Delete AC_CONFIG_HEADER
347 call. Replace common.m4 include with SIM_AC_COMMON.
348 * configure: Regenerate.
349
2419798b
MF		 3502011-07-05 Mike Frysinger <vapier@gentoo.org>
351
352 * interp.c (sim_do_command): Delete.
353
d0f0baa2
KB		 3542011-03-21 Kevin Buettner <kevinb@redhat.com>
355
356 * simops (OP_10007E0): Update errno handling as most traps
357 do not invoke the host's functionality directly. Invoke
358 sim_io_stat() instead of stat() for implementing TARGET_SYS_stat.
359 Implement TARGET_SYS_fstat, TARGET_SYS_rename, and TARGET_SYS_unlink.
360
d79fe0d6
MF		 3612011-02-14 Mike Frysinger <vapier@gentoo.org>
362
363 * simops.c (OP_10007E0): Change zfree to free.
364
dae477fe
AB		 3652011-01-11 Andrew Burgess <aburgess@broadcom.com>
366
367 * interp.c (sim_store_register): Update return value to
368 match new API.
369
4e9586f0
MF		 3702010-03-30 Mike Frysinger <vapier@gentoo.org>
371
372 * interp.c (interrupt_names): Add const to pointer type.
373 (do_interrupt): Add const to interrupt_name.
374
3725885a
RW		 3752010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
376
377 * configure: Regenerate.
378
d6416cdc
RW		 3792009-08-22 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
380
81ecdfbb
RW		 381 * config.in: Regenerate.
382 * configure: Likewise.
383
d6416cdc
RW		 384 * configure: Regenerate.
385
b5bd9624
HPN		 3862008-07-11 Hans-Peter Nilsson <hp@axis.com>
387
388 * configure: Regenerate to track ../common/common.m4 changes.
389 * config.in: Ditto.
390
6efef468 3912008-06-06 Vladimir Prus <vladimir@codesourcery.com>
72f4393d
L		 392 Daniel Jacobowitz <dan@codesourcery.com>
393 Joseph Myers <joseph@codesourcery.com>
6efef468
JM		 394
395 * configure: Regenerate.
396
c5fbc25b
DD		 3972008-02-05 DJ Delorie <dj@redhat.com>
398
98e460c3
DD		 399 * simops.c (OP_1C007E0): Compensate for 64 bit hosts.
400 (OP_18007E0): Likewise.
401 (OP_2C007E0): Likewise.
402 (OP_28007E0): Likewise.
403 * v850.igen (divh): Likewise.
72f4393d 404
c5fbc25b
DD		 405 * simops.c (OP_C0): Correct saturation logic.
406 (OP_220): Likewise.
407 (OP_A0): Likewise.
408 (OP_660): Likewise.
409 (OP_80): Likewise.
410
411 * simops.c (OP_2A0): If the shift count is zero, clear the
412 carry.
413 (OP_A007E0): Likewise.
414 (OP_2C0): Likewise.
415 (OP_C007E0): Likewise.
416 (OP_280): Likewise.
417 (OP_8007E0): Likewise.
418
419 * simops.c (OP_2C207E0): Correct PSW flags for special divu
420 conditions.
421 (OP_2C007E0): Likewise, for div.
422 (OP_28207E0): Likewise, for divhu.
423 (OP_28007E0): Likewise, for divh. Also, sign-extend the correct
424 operand.
425 * v850.igen (divh): Likewise, for 2-op divh.
72f4393d 426
c5fbc25b
DD		 427 * v850.igen (bsh): Fix carry logic.
428
cb5c8c39
DJ		 4292007-02-20 Daniel Jacobowitz <dan@codesourcery.com>
430
431 * Makefile.in (interp.o): Uncomment and update.
432
edc5d9ec
HPN		 4332006-12-21 Hans-Peter Nilsson <hp@axis.com>
434
435 * acconfig.h: Remove.
436 * config.in: Regenerate.
437
e85e3205
RE		 4382006-06-13 Richard Earnshaw <rearnsha@arm.com>
439
440 * configure: Regenerated.
441
2f0122dc
DJ		 4422006-06-05 Daniel Jacobowitz <dan@codesourcery.com>
443
444 * configure: Regenerated.
445
20e95c23
DJ		 4462006-05-31 Daniel Jacobowitz <dan@codesourcery.com>
447
448 * configure: Regenerated.
449
2b193c4a
MK		 4502005-03-23 Mark Kettenis <kettenis@gnu.org>
451
452 * configure: Regenerate.
453
35695fd6
AC		 4542005-01-14 Andrew Cagney <cagney@gnu.org>
455
456 * configure.ac: Sinclude aclocal.m4 before common.m4. Add
457 explicit call to AC_CONFIG_HEADER.
458 * configure: Regenerate.
459
f0569246
AC		 4602005-01-12 Andrew Cagney <cagney@gnu.org>
461
462 * configure.ac: Update to use ../common/common.m4.
463 * configure: Re-generate.
464
38f48d72
AC		 4652005-01-11 Andrew Cagney <cagney@localhost.localdomain>
466
467 * configure: Regenerated to track ../common/aclocal.m4 changes.
468
b7026657
AC		 4692005-01-07 Andrew Cagney <cagney@gnu.org>
470
471 * configure.ac: Rename configure.in, require autoconf 2.59.
472 * configure: Re-generate.
473
379832de
HPN		 4742004-12-08 Hans-Peter Nilsson <hp@axis.com>
475
476 * configure: Regenerate for ../common/aclocal.m4 update.
477
4389ce38
MK		 4782004-01-18 Mark Kettenis <kettenis@gnu.org>
479
480 * simops.c: Include <sys/types.h>.
481
c5ea1d53
NC		 4822003-09-05 Andrew Cagney <cagney@redhat.com>
483 Nick Clifton <nickc@redhat.com>
484
485 * interp.c (sim_open): Accept bfd_mach_v850e1.
486 * v850-dc: Add entry for v850e1.
487 * v850.igen: Add support for v850e1.
488 Add code for DBTRAP and DBRET instructions.
489 (dbtrap): Create a separate v850e1 specific instruction.
490 Only generate a trap if the target is not the v850e1.
491 Otherwise treat it as a special kind of branch.
492 (break): Mark as v850/v850e specific.
72f4393d 493
ae451ac6
ILT		 4942003-05-16 Ian Lance Taylor <ian@airs.com>
495
496 * Makefile.in (SHELL): Make sure this is defined.
497 (tmp-igen): Use $(SHELL) whenever we invoke move-if-change.
498
ebc115b7
NC		 4992003-04-06 Nick Clifton <nickc@redhat.com>
500
1eec9e33
NC		 501 * simops.c (OP_40): Delete. Move code to...
502 * v850-igen.c (): ...Here. Sign extend the first operand.
ebc115b7
NC		 503 * simops.h (OP_40): Remove prototype.
504
6b4a8935
AC		 5052003-02-27 Andrew Cagney <cagney@redhat.com>
506
507 * interp.c (sim_open, sim_create_inferior): Rename _bfd to bfd.
508
0da2b665
AC		 5092002-11-30 Andrew Cagney <cagney@redhat.com>
510
511 * simops.c: Use int, 1, 0 instead of boolean, true and false.
512 * sim-main.h: Ditto.
513
30458d39
JW		 5142002-09-27 Jim Wilson <wilson@redhat.com>
515
516 * simops.c (OP_E6077E0): And op1 with 7 after reading register, not
517 before.
518 (BIT_CHANGE_OP): Likewise.
519
2e8162ce
JW		 5202002-09-26 Jim Wilson <wilson@redhat.com>
521
522 * simops (OP_10007E0): Don't subtract 4 from PC.
523
5d6a173d
NC		 5242002-09-19 Nick Clifton <nickc@redhat.com>
525
526 * interp.c (sim_open): Remove reference to v850ea.
527 (sim_create_inferior): Likewise.
528 * v850-dc: Likewise.
529 * v850.igen: Remove all references to v850ea, including v850ea
530 specific instructions.
531
e551c257
NC		 5322002-08-29 Nick Clifton <nickc@redhat.com>
533
534 From 2001-08-23 Catherine Moore <clm@redhat.com>
535
536 * Makefile.in: Add gen-zero-r0 option.
537 * sim-main.h (GPR_SET, GPR_CLEAR): Define.
538 * simops.c (OP_24007E0): Sign extend the imm9
539 operand of a mul instruction.
540
d62274a3
AC		 5412002-06-17 Andrew Cagney <cagney@redhat.com>
542
543 * simops.c (trace_result): Fix printf formatting.
544
c8cca39f
AC		 5452002-06-16 Andrew Cagney <ac131313@redhat.com>
546
547 * configure: Regenerated to track ../common/aclocal.m4 changes.
548
7ef2d4e7
AC		 5492001-12-02 Andrew Cagney <ac131313@redhat.com>
550
551 * Makefile.in (simops.h, table.c): Delete targets.
552 (tmp-gencode, gencode.o, gencode): Delete targets.
553 (simops.h): New file.
554 ($(BUILT_SRC_FROM_IGEN)): Do not depend on simops.h.
555 * gencode.c: Delete file.
72f4393d 556
d4424ada
C		 5572001-04-15 J.T. Conklin <jtc@redback.com>
558
559 * Makefile.in (simops.o): Add simops.h to dependency list.
560
1e6cd159
AC		 5612001-03-14 Andrew Cagney <ac131313@redhat.com>
562
563 * Makefile.in (gencode): Link with libintl.
564
42acc51e
JL		 5652001-01-31 Jonathan Larmour <jlarmour@redhat.com>
566
567 * Makefile.in (gencode): Link with libopcodes in build tree rather
568 than building source files from there.
569
896ad910
NC		 5702000-05-30 Nick Clifton <nickc@cygnus.com>
571
572 * v850.igen: Remove illegal instruction pattern, since it is the
573 same as the breakpoint pattern.
574
eb2d80b4
AC		 575Tue May 23 21:39:23 2000 Andrew Cagney <cagney@b1.cygnus.com>
576
577 * configure: Regenerated to track ../common/aclocal.m4 changes.
578
b9791fcd
FCE		 5792000-04-14 Gary Thomas <gthomas@redhat.com>
580
581 * v850.igen: Define 'br *' as illegal since this is the only
582 way to provide a breakpoint on some v850 family processors.
583
de616bc7
FCE		 5842000-03-24 Frank Ch. Eigler <fche@redhat.com>
585
586 * v850.igen (ilgop): New insn pattern for four-byte breakpoints.
587
d4f3574e
SS		 588Thu Sep 2 18:15:53 1999 Andrew Cagney <cagney@b1.cygnus.com>
589
590 * configure: Regenerated to track ../common/aclocal.m4 changes.
591
cd0fc7c3
SS		 5921999-05-08 Felix Lee <flee@cygnus.com>
593
594 * configure: Regenerated to track ../common/aclocal.m4 changes.
72f4393d 595
c906108c
SS		 596Tue Dec 1 17:25:16 1998 Andrew Cagney <cagney@b1.cygnus.com>
597
598 * Makefile.in (NL_TARGET): Define as -DNL_TARGET_v850.
599
600Wed Nov 25 17:52:58 1998 Andrew Cagney <cagney@b1.cygnus.com>
601
602 * Makefile.in (simops.o): Depends on targ-vals.h
603 * simops.c: Include targ-vals.h instead of
604 libgloss/.../syscall.h. Replace SYS_* with TARGET_SYS_*.
605 (divn, divun, OP_1C007E0, OP_18207E0, OP_1C207E0,OP_18007E0):
606 Replace signed long int with signed32.
607
608Fri Oct 9 18:02:25 1998 Doug Evans <devans@canuck.cygnus.com>
609
610 * interp.c: #include "itable.h".
611 (get_insn_name): New function.
612 (sim_open): Initialize CPU_INSN_NAME,CPU_MAX_INSNS.
613 * sim-main.h (MAX_INSNS,INSN_NAME): Delete.
614
615Wed May 6 19:43:27 1998 Doug Evans <devans@canuck.cygnus.com>
616
617 * sim-main.h (INSN_NAME): New arg `cpu'.
618
619Tue Apr 28 18:33:31 1998 Geoffrey Noer <noer@cygnus.com>
620
72f4393d 621 * configure: Regenerated to track ../common/aclocal.m4 changes.
c906108c
SS		 622
623Sun Apr 26 15:31:55 1998 Tom Tromey <tromey@creche>
624
625 * configure: Regenerated to track ../common/aclocal.m4 changes.
626 * config.in: Ditto.
627
628Sun Apr 26 15:19:14 1998 Tom Tromey <tromey@cygnus.com>
629
630 * acconfig.h: New file.
631 * configure.in: Reverted change of Apr 24; use sinclude again.
632
633Fri Apr 24 14:16:40 1998 Tom Tromey <tromey@creche>
634
635 * configure: Regenerated to track ../common/aclocal.m4 changes.
636 * config.in: Ditto.
637
638Fri Apr 24 11:18:08 1998 Tom Tromey <tromey@cygnus.com>
639
640 * configure.in: Don't call sinclude.
641
642Sat Apr 4 20:36:25 1998 Andrew Cagney <cagney@b1.cygnus.com>
643
644 * configure: Regenerated to track ../common/aclocal.m4 changes.
645 * sim-main.h (SIM_MAIN_H): Wrap header.
646
647Fri Mar 27 16:15:52 1998 Andrew Cagney <cagney@b1.cygnus.com>
648
649 * configure: Regenerated to track ../common/aclocal.m4 changes.
650
651Wed Mar 25 12:35:29 1998 Andrew Cagney <cagney@b1.cygnus.com>
652
653 * configure: Regenerated to track ../common/aclocal.m4 changes.
654
655Tue Mar 10 15:54:50 1998 Andrew Cagney <cagney@b1.cygnus.com>
656
657 * interp.c (sim_stop): Delete, second attempt.
658
659Thu Feb 26 19:09:47 1998 Andrew Cagney <cagney@b1.cygnus.com>
660
661 * interp.c (sim_info): Delete.
662
663Wed Feb 18 10:47:32 1998 Andrew Cagney <cagney@b1.cygnus.com>
664
665 * sim-main.h (TRACE_ALU_INPUT*): Delete. Moved to sim-trace.[hc].
666
667 * simops.c (trace_result): Call trace_generic instead of
668 trace_one_insn.
669 (trace_module): Change variable type to integer.
670 (trace_input): Initialize trace_module with TRACE_ALU_IDX.
671
672 * sim-main.h (trace_module): Change variable decl to integer type.
673 (TRACE_BRANCH*, TRACE_LD, TRACE_ST): Update.
72f4393d 674
c906108c
SS		 675Tue Feb 17 12:51:18 1998 Andrew Cagney <cagney@b1.cygnus.com>
676
677 * interp.c (sim_store_register, sim_fetch_register): Pass in
678 length parameter. Return -1.
679
680Tue Feb 3 16:24:42 1998 Andrew Cagney <cagney@b1.cygnus.com>
681
682 * sim-main.h (IMEM16, IMEM16_IMMED): Rename IMEM and
683 IMEM_IMMED. To match recent igen change.
684
685Sun Feb 1 16:47:51 1998 Andrew Cagney <cagney@b1.cygnus.com>
686
687 * configure: Regenerated to track ../common/aclocal.m4 changes.
688
689Sat Jan 31 18:15:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
690
691 * configure: Regenerated to track ../common/aclocal.m4 changes.
692
693Fri Jan 30 09:51:27 1998 Andrew Cagney <cagney@b1.cygnus.com>
694
695 * sim-main.h (CPU_CIA): Delete, replaced by.
696 (CIA_SET, CIA_SET): Define.
697
698Mon Jan 19 22:26:29 1998 Doug Evans <devans@seba>
699
700 * configure: Regenerated to track ../common/aclocal.m4 changes.
701
702Mon Dec 15 23:17:11 1997 Andrew Cagney <cagney@b1.cygnus.com>
703
704 * configure: Regenerated to track ../common/aclocal.m4 changes.
705 * config.in: Ditto.
706
707Fri Dec 5 09:26:08 1997 Nick Clifton <nickc@cygnus.com>
708
709 * v850.igen: Revert break value back to its old value.
710
711Thu Dec 4 09:21:05 1997 Doug Evans <devans@canuck.cygnus.com>
712
713 * configure: Regenerated to track ../common/aclocal.m4 changes.
714
715Wed Dec 3 17:27:19 1997 Nick Clifton <nickc@cygnus.com>
716
717 * v850.igen: Make break have a zero first field, since otherwise
718 it clashes with the DIVH instruction.
719
720Sat Nov 22 21:32:07 1997 Andrew Cagney <cagney@b1.cygnus.com>
721
722 * simops.c (OP_10007E0): Rename SIGABRT -> SIM_SIGABRT. Give
723 sim_stopped instead of sim_signalled.
724
725 * v850.igen (BREAK), simops.c (OP_12007E0): Rename SIGTRAP to
726 SIM_SIGTRAP.
727 (illegal): Rename SIGILL to SIM_SIGILL.
72f4393d 728
c906108c
SS		 729 * sim-main.h, simops.c, interp.c: Do not include signal.h.
730
731 * sim-main.h: Include sim-signal.h instead of signal.h.
732 (SIGTRAP, SIGQUIT): Delete definition.
733 (SIG_V850_EXIT): Delete definition.
734
735Tue Nov 18 15:33:48 1997 Doug Evans <devans@canuck.cygnus.com>
736
737 * Makefile.in (SIM_OBJS): Use $(SIM_NEW_COMMON_OBJS).
738
739Fri Oct 31 10:33:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
740
741 * interp.c (sim_open): Check state magic number.
742 (sim-assert.h): Include.
743
744Tue Oct 28 11:06:47 1997 Andrew Cagney <cagney@b1.cygnus.com>
745
746 * v850.igen: Add model filter field to records.
747
748Fri Oct 3 09:28:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
749
750 * configure: Regenerated to track ../common/aclocal.m4 changes.
751
752Fri Sep 26 11:56:02 1997 Felix Lee <flee@cygnus.com>
753
754 * sim-main.h: delete null override of SIM_ENGINE_HALT_HOOK and
755 SIM_ENGINE_RESTART_HOOK.
72f4393d 756
c906108c
SS		 757Wed Sep 24 17:38:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
758
759 * configure: Regenerated to track ../common/aclocal.m4 changes.
760
761Wed Sep 24 17:28:26 1997 Andrew Cagney <cagney@b1.cygnus.com>
762
763 * sim-main.h (WITH_TARGET_WORD_MSB): Delete.
764
765 * configure.in (SIM_AC_OPTION_BITSIZE): Specify 32 bit
766 architecture with MSB == 31.
767
768Wed Sep 24 14:04:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
769
770 * v850.igen: Make divh insn with RRRRR==0 breakpoint.
771
772Tue Sep 23 11:04:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
773
774 * configure: Regenerated to track ../common/aclocal.m4 changes.
775
776Tue Sep 23 10:19:51 1997 Andrew Cagney <cagney@b1.cygnus.com>
777
778 * Makefile.in (SIM_WARNINGS, SIM_ALIGNMENT, SIM_ENDIAN,
779 SIM_HOSTENDIAN, SIM_RESERVED_BITS): Delete, moved to common.
780 (SIM_EXTRA_CFLAGS): Update.
72f4393d 781
c906108c
SS		 782Mon Sep 22 11:46:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
783
784 * configure: Regenerated to track ../common/aclocal.m4 changes.
785 * configure.in: Really specify NONSTRICT_ALIGNMENT as the default.
786
787Fri Sep 19 17:45:25 1997 Andrew Cagney <cagney@b1.cygnus.com>
788
789 * configure.in: Specify NONSTRICT_ALIGNMENT as the default.
790 * configure: Regenerated to track ../common/aclocal.m4 changes.
791
792Fri Sep 19 10:37:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
793
794 * v850.igen (disp16): Use EXTEND16 to sign extend disp.
795 (disp22): Only shift left by 1, not 2.
796 ("jmp"): Ensure PC is 2 byte aligned.
797
798 * simops.c, v850.igen: Move "Bcond", "jr", "jarl" code to
799 v850.igen. Fix tracing.
800
801 * simops.c (OP_300, OP_400, OP_500): Move "sdl.b", "sld.h",
802 "sld.w" insns to v850.igen. Fix tracing.
803 (OP_70): Ditto for "sld.hu".
804
805 * v850.igen: Clarify tracing of "sld.b", "sld.h" et.al.
806
807 * simops.c (condition_met): Make global.
808
809 * sim-main.h (TRACE_ALU_INPUT3, TRACE_BRANCH0, TRACE_LD,
810 TRACE_ST): Define.
811 (TRACE_LD_NAME): Define.
812
813 * simops.c: Move "cmov", "cmov imm" to v850.igen, fix.
814
815Wed Sep 17 16:21:08 1997 Andrew Cagney <cagney@b1.cygnus.com>
816
817 * simops.c: Move "mov", "reti", to v850.igen, fix tracing.
72f4393d 818
c906108c
SS		 819 * interp.c (hash): Delete.
820
821 * v850.igen (nop): Really do nothing.
822
823 * interp.c (do_interrupt): Mask interrupts after PSW is saved, not
824 before.
825 * v850.igen (reti): Return to current PC not previous.
826
827Wed Sep 17 14:02:10 1997 Andrew Cagney <cagney@b1.cygnus.com>
828
829 * simops.c: Move "ctret", "bsw", "hsw" to v850.igen, fix tracing.
830 (trace_module): Global, save component/module name across insn.
831
832 * simops.c: Move "bsh" to v850.igen, fix.
72f4393d 833
c906108c
SS		 834 * v850.igen (callt): Load correct number of bytes. Fix tracing.
835 (stsr, ldsr): Correct src, dest fields. Fix tracing.
836 (ctret): Force alignment. Fix tracing.
72f4393d 837
c906108c
SS		 838Tue Sep 16 22:14:01 1997 Andrew Cagney <cagney@b1.cygnus.com>
839
840 * simops.c (trace_output): Add result argument.
841 (trace_result): New function. Simpler version of trace_output,
842 assumes trace needed.
843 (trace_output): Call trace_result.
844 (trace_output): For IMM_REG_REG, trace correct register.
845 (trace_input): Add case for 16bit immediates.
846 (OP_600, OP_640, OP_680, OP_6C0, OP_6A0): Use.
847
848 * sim-main.h (TRACE_ALU_INPUT, TRACE_ALU_RESULT): Define.
849 (trace_values, trace_name, trace_pc, trace_num_values): Make
850 global.
851 (GR, SR): Define.
72f4393d 852
c906108c
SS		 853 v850.insn (movea, stsr): Use.
854 (sxb, sxh, zxb, zxh): Ditto.
72f4393d 855
c906108c
SS		 856Tue Sep 16 21:14:01 1997 Andrew Cagney <cagney@b1.cygnus.com>
857
858 * simops.c: Move "movea" from here.
859 * v850.igen: To here.
860
861 * v850.igen (simm16): Define, sign extend imm16.
862 (uimm16): Define, no sign extension.
863 (addi, andi, movea, movhi, mulhi, ori, satsubi, xori): Use.
72f4393d 864
c906108c
SS		 865 * simops.c: Move "sxh", "switch", "sxb", "callt", "dispose",
866 "mov32" from here.
867 * v850.igen: To here.
868 (switch): Fix off by two error in NIA calc.
72f4393d 869
c906108c
SS		 870Tue Sep 16 15:14:01 1997 Andrew Cagney <cagney@b1.cygnus.com>
871
872 * simops.c (trace_pc, trace_name, trace_values, trace_num_values):
873 New static globals.
874 (trace_input): Just save pc, name and values for trace_output.
875 (trace_output): Write trace values to a buffer. Use
876 trace_one_insn to print trace info and buffer.
877 (SIZE_OPERANDS, SIZE_LOCATION): Delete.
72f4393d 878
c906108c
SS		 879Tue Sep 16 09:02:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
880
881 * sim-main.h (struct _sim_cpu): Add psw_mask so that reserved bits
882 can be masked out.
883
884 * simops.c (OP_2007E0, OP_4007E0): Move "ldsr", "stsr"
885 instructions from here.
886 * v850.igen (ldsr, stsr): To here. Mask out reserved bits when
887 setting PSW.
72f4393d 888
c906108c
SS		 889 * interp.c (sim_open): Set psw_mask if machine known.
890
891Tue Sep 16 10:20:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
892
893 * v850-dc: Add rule to diferentiate between breakpoint and divh.
894 * v850.igen (break): New instruction, breakpoint simulator.
895 * v850.igen (breakpoint): Enable. Change to a 32bit instruction.
896
897Mon Sep 15 18:44:05 1997 Jim Wilson <wilson@cygnus.com>
898
899 * simops.c (Multiply64): Don't store into register zero.
900
901Tue Sep 16 09:02:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
902
903 * Makefile.in (semantics.o): Add dependency.
904
905 * sim-main.h (SAVE_1, SAVE_2): Perform backward compatible save,
906 do not adjust CIA/NIA.
907
908Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
909
910 * simops.c (OP_300, OP_400, OP_70): Make behavour depend on PSW[US].
72f4393d 911
c906108c
SS		 912 * simops.c: Move "divun", "sld.bu", "divhn", "divhun", "divn",
913 "divun", "pushml" code from here to v850.igen.
914 (divun): Make global.
915 (type3_regs): Make global
72f4393d 916
c906108c
SS		 917 * v850.igen: Move simops.c code to here.
918
919 * interp.c (sim_create_inferior): For v850eq set US bit by
920 default.
921
922 * interp.c (sim_open): Don't set arch, now set by
923 sim_analyze_program.
924
925 * configure: Regenerated to track ../common/aclocal.m4 changes.
926
927Mon Sep 15 14:39:34 1997 Andrew Cagney <cagney@b1.cygnus.com>
928
929 * simops.c (op_types): Move from here.
930 sim-main.h: To here.
931
932 * sim-main.h (trace_input, trace_output), simops.c: Make global.
933
934 * simops.c (OP_60): Move "jmp" code from here.
935 * v850.igen (jmp): To here.
936
937 * simops.c (OP_60): Move "sld.bu" code from here.
938 * v850.igen (sld.bu): To here.
939
940Fri Sep 12 15:11:03 1997 Andrew Cagney <cagney@b1.cygnus.com>
941
942 * v850.igen (prepare, ...): Add to v850eq architecture.
943
944 * interp.c (sim_open): Default to v850eq.
72f4393d 945
c906108c
SS		 946 * interp.c (sim_open): Default to v850e.
947 * sim-main.h (signal.h): Include.
948
949 * v850.igen (illegal): Report/halt illegal instructions.
950
951 * Makefile.in (SIM_EXTRA_CFLAGS): Add SIM_RESERVED_BITS.
952
953 * configure.in: Add reserved bits option.
954 * configure: Regenerate.
955
956Thu Sep 11 08:40:03 1997 Andrew Cagney <cagney@b1.cygnus.com>
957
958 * interp.c (sim_open): Use sim_do_commandf instead of asprintf.
959
72f4393d 960 * sim-main.h (INSN_NAME):
c906108c
SS		 961
962 * Makefile.in (INCLUDE): Add SIM_EXTRA_DEPS.
963 (SIM_EXTRA_DEPS): Add itable.h
964 (tmp-gencode): Does not depend on simops.h
965
966 * sim-main.h (itable.h): Include.
967 (MAX_INSNS, INSN_NAME): Define.
968
969 * interp.c: Compute inttype from the interrupt_names index that
970 was passed in.
971
972Wed Sep 10 10:25:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
973
974 * simops.c (trace_input): Use trace_printf instead of
975 sim_io_printf.
976 (trace_output): Ditto.
977 (trace_input): Only trace when TRACE_ALU_P. Delete code
978 disasembling instruction.
979 (trace_output): Only trace when TRACE_ALU_P.
980
981Tue Sep 9 01:29:50 1997 Andrew Cagney <cagney@b1.cygnus.com>
982
983 * simops.c (trace_input, trace_output): Use sim_io_printf.
984 (OP_620): Pass correct argument to trace.
985 (OP_E607E0): Ditto.
986 (trace_input): Obtain prog_bfd, text_start et.al from simulator
987 struct.
988
989Mon Sep 8 21:03:52 1997 Andrew Cagney <cagney@b1.cygnus.com>
990
991 * v850.igen: New file.
992 * v850-dc: New file.
993
994Mon Sep 8 18:33:04 1997 Andrew Cagney <cagney@b1.cygnus.com>
995
996
997 * sim-main.h (SEXT16): Delete, use EXTEND16.
998 (SEXT8): Delete, use EXTEND8.
999 (SEXT32): Delete, used?
1000 (SEXT40, SEXT44, SEXT64): Use UNSIGNED64 for constants, not ...LL.
1001 (WITH_TARGET_WORD_MSB): Define as 31. v850 little bit endian.
72f4393d 1002
c906108c
SS		 1003 * simops.c: Use EXTEND15 from sim-bits instead of SEXT16.
1004
1005 * sim-main.h (DEBUG_TRACE, DEBUG_VALUES, v850_debug): Delete,
1006 replace with TRACE_INSN_P and TRACE_ALU_P.
1007
1008 * simops.c (trace_input, trace_output): Update.
1009
1010 * interp.c (sim_engine_run): Delete.
1011 (lookup_hash): Delete.
1012 (sim_open): Do not fill hash table.
1013 (sim_trace): Delete.
1014
1015Fri Sep 5 17:04:48 1997 Andrew Cagney <cagney@b1.cygnus.com>
1016
1017 * simops.c (OP_FFFF): Use sim_engine_halt.
1018 (OP_12007E0): Ditto.
1019 (OP_10007E0): Ditto.
1020
1021 * sim-main.h (struct sim_cpu): Delete member exception. Using
1022 sim-engine et.al.
1023
1024 * interp.c (sim_info): Do not do anything in sim-info.
1025 (sim_stop): Delete, replace with sim-stop.
1026 (sim_stop_reason): Delete, replace with sim-reason.
1027
1028 * sim-main.h (WITH_WATCHPOINTS): Define.
1029 (WITH_MODULO_MEMORY): Define
72f4393d 1030
c906108c
SS		 1031 * Makefile.in (SIM_OBJS): Add sim-resume, sim-watch, sim-stop,
1032 sim-reason.
1033
1034 * interp.c (enum interrupt_cond_type): Delete.
1035 (struct interrupt_generator): Delete.
1036 (enum interrupt_type): Drop int_none.
1037 (sim_open): Initialize WATCHPOINT module.
1038 (sim_resume, sim_run): Rename sim_resume to sim_run.
1039 (sim_engine_run): Replace interrupt code with call to sim-events.
1040 (sim_set_interrupt): Delete.
1041 (sim_parse_number): Delete.
1042
1043Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
1044
1045 * configure: Regenerated to track ../common/aclocal.m4 changes.
1046
1047Thu Sep 4 18:11:37 1997 Andrew Cagney <cagney@b1.cygnus.com>
1048
1049 * simops.c (fetch_argv): New function, fetch a arg vector from
1050 simulator memory.
1051
1052 * configure.in: Check for fork, execve, execv.
1053 * configure: Regenerate.
1054
1055 * interp.c (sim_store_register, sim_fetch_register): Use H2T_4 and
1056 T2H_4 for byte swapping.
1057
1058 * sim-main.h, interp.c (get_word, get_half, get_byte, put_word,
1059 put_half, put_byte): Delete.
1060
1061 * Makefile.in (SIM_OBJS): Add sim-memopt.o module.
1062
1063 * sim-main.h (load_mem, store_mem): Redefine as macros.
1064 (IMEM, IMEM_IMMED): New macros - fetch instructions.
1065
1066 * simops.c (OP_10007E0): For SYS_read, SYS_write, SYS_open
1067 transfer data via a buffer.
1068 (fetch_str): New function, fetch string from memory.
1069
1070 * Makefile.in (SIM_OBJS): Add sim-hrw.o module.
1071
1072 * interp.c (sim_open): Establish memory maps using sim-memopt.c
1073 via sim_do_command.
1074 (sim_do_command): Print error if memory-map command is used. Call
1075 sim_args_command.
1076 (map): Delete, replaced by sim-core.
1077 (sim_memory_init): Delete, replaced by sim-core.
1078 (sim_set_memory_map): Delete, replaced by sim-memopt.
1079 (load_mem): Delete, replaced by sim-core.
1080 (store_mem): Delete, replaced by sim-core.
1081 (sim_write): Delete, replaced by sim-hrw.
1082 (sim_read): Delete, replaced by sim-hrw.
1083
1084 * sim-main.h (struct sim_state): Remove memory members, using
1085 sim-core.c
1086
1087Wed Sep 3 10:18:55 1997 Andrew Cagney <cagney@b1.cygnus.com>
1088
1089 * sim-main.h: Replace SIM_HAVE_FLATMEM with mem ptr.
1090 * interp.c (map): Do not add to a void pointer.
72f4393d 1091
c906108c
SS		 1092 * Makefile.in (INCLUDE): Add sim-main.h
1093
1094 * configure.in: Check for time.h
1095 * configure: Re-generate.
1096
1097 * interp.c (struct interrupt_generator): Make time unsigned long,
1098 address SIM_ADDR.
1099 (sim_resume): Make oldpc SIM_ADDR.
1100 (struct hash_entry): Make mask/opcode unsigned.
1101
1102 * v850_sim.h (struct simops ): Make opcode and mask unsigned.
1103
1104 * simops.c (utime.h): Include if available.
1105 (OP_10007E0): Check for UTIME function.
1106 (divun): Put parentheses around shift argument.
1107 (OP_640): Put parentheses around shift argument, was wrong.
1108 (OP_107F0): Return something.
1109
1110 * interp.c (sim_parse_number): Use strtoul not strtol.
1111 (sim_resume): Use sim_elapsed_time_get to keep track of the time.
1112
1113 * configure.in (SIM_AC_OPTION_WARNINGS): Add.
1114 (SIM_AC_OPTION_ENDIAN): Set to hardwired big.
1115 (SIM_AC_OPTION_HOST_ENDIAN): Add.
1116 (AC_CHECK_FUNCS): Add utime.
1117 (AC_CHECK_HEADERS): Add stdlib.h, string.h, strings.h, utime.h
1118 configure: Regenerate.
72f4393d 1119
c906108c
SS		 1120
1121 * Makefile.in (SIM_RUN_OBJS): Use nrun.o.
1122 (SIM_OBJS): Add sim-io.o, sim-hload.o, sim-utils.o, sim-options.o,
1123 sim-config.o, sim-module.o, sim-events.o, sim-core.o,
1124 sim-endian.o, sim-engine.o, sim-trace.o, sim-profile.o
1125 (SIM_ENDIAN, SIM_WARNGINS): Define.
1126
1127 * simops.c (OP_10007E0): Use sim_io_* for transfers.
1128
1129 * interp.c (sim_resume): Pass sd around.
1130
1131 * simops.c (sim-main.h): Include.
1132
1133 * gencode.c (write_template): Generate #include sim-main.h.
1134 (write_opcodes): Ditto.
72f4393d 1135
c906108c
SS		 1136 * interp.c (prog_bfd, prog_bfd_was_opened_p): Delete.
1137 (v850_callback): Ditto.
1138 (sim_kind, myname): Ditto.
1139 (lookup_hash): Pass SD. Use sim_io_error.
1140 (sim_set_memory_map): Pass in SD, use.
1141 (init_system): Pass in SD, use.
1142 (sim_open): Update.
1143 (sim_set_profile): Delete.
1144 (sim_set_profile_size): Delete.
1145 (do_interrupt): Pass in SD, use.
1146 (sim_info): Use sim_io_printf.
1147 (sim_create_inferior): Reset registers. Set PC from prog_bfd
1148 argument.
1149 (sim_load): Delete, use common/sim-hload.c
1150 (sim_size): Rename to sim_memory_init.
1151 (sim_write): Remove call to init_system.
1152 (init_system): Delete.
1153 (sim_set_callbacks): Delete.
1154 (sim_set_interrupt): Pass in SD, use.
1155 (start_time): Delete.
72f4393d 1156
c906108c
SS		 1157 * v850_sim.h: Remove everything except `struct simops' from here.
1158 * sim-main.h: Move most to here.
1159 * gencode.c: Move #includes to here.
1160
1161 * sim-main.h(struct _sim_cpu): Rename struct _state.
1162 (#define PC, et.al.): Update
1163 (v850_callback): Delete. Replaced with SIM_DESC arg.
1164 (int8, uint8, int16, uint16, int32, uint32): Define types using
1165 unsigned8 et.al from common/sim-types.h.
1166 * sim-main.h (State): Define as STATE_CPU.
1167
1168Mon Sep 1 12:07:55 1997 Andrew Cagney <cagney@b1.cygnus.com>
1169
1170 * configure.in: Check for time, chmod.
1171 * configure: Regenerate.
1172 * simops.c (SYS_time, SYS_chmod): Use HAVE_TIME, HAVE_CHMOD.
72f4393d 1173
c906108c
SS		 1174 * simops.c (../../libgloss/v850/sys/syscall.h): Include instead of
1175 sys/syscall.h.
1176 (OP_10007E0): Check the existance each SYS_* macro independantly.
1177
1178 * v850_sim.h (SIGQUIT, SIGTRAP): Only define if missing.
1179
1180Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
1181
1182 * configure: Regenerated to track ../common/aclocal.m4 changes.
1183 * config.in: Ditto.
1184
1185Tue Aug 26 10:42:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
1186
1187 * interp.c (sim_kill): Delete.
1188 (sim_create_inferior): Add ABFD argument.
1189 (sim_load): Move setting of PC from here.
1190 (sim_create_inferior): To here.
1191
1192Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
1193
1194 * configure: Regenerated to track ../common/aclocal.m4 changes.
1195 * config.in: Ditto.
1196
1197Mon Aug 25 11:31:23 1997 Andrew Cagney <cagney@b1.cygnus.com>
1198
1199 * interp.c (sim_open): Add ABFD argument.
1200
1201Fri Aug 22 10:39:28 1997 Nick Clifton <nickc@cygnus.com>
1202
1203 * simops.c (bsh): Only set CY flag if either of the bottom
1204 bytes is zero.
72f4393d 1205
c906108c
SS		 1206 * simops.c (prepare, dispose): Lower numbered
1207 registers go to higher numbered address.
1208
1209 * simops.c (unsigned divide instructions): S bit set if result has
1210 top bit set.
72f4393d 1211
c906108c
SS		 1212 * simops.c (pushml, pushmh, popml, popmh): Lower numbered
1213 registers go to higher numbered address.
72f4393d 1214
c906108c
SS		 1215Wed Aug 20 13:56:35 1997 Nick Clifton <nickc@cygnus.com>
1216
1217 * simops.c (OP_107E0, OP_107F0, OP_307E0, OP_307F0): Use correct
1218 interpretation of SR bit in list18 structure.
1219 (divn, divun): New functions to perform N step divide functions.
1220
1221Mon Aug 18 10:59:02 1997 Nick Clifton <nickc@cygnus.com>
1222
1223 * simops.c (OP_300, OP_400, OP_60, OP_70): Support variant opcodes
1224 with US bit set in the PSW.
1225
1226Wed Aug 13 19:06:55 1997 Nick Clifton <nickc@cygnus.com>
1227
1228 * interp.c (sim_resume): Opcode functions return amount to be
1229 added to PC and all opcodes take a standard format in the OP[]
1230 array.
72f4393d 1231
c906108c
SS		 1232 (do_format_*): Functions removed.
1233
1234 * v850_sim.h (SP, EP): New register mnemonics.
72f4393d 1235
c906108c
SS		 1236 * gencode.c (write_header): Functions prototypes return an
1237 integer.
1238
1239 * simops.c: Opcode functions return amount to be added to PC.
72f4393d 1240
c906108c 1241 * v850_sim.h (CTPC, CTPSW, CTBP): New register mnemonics.
72f4393d 1242
c906108c 1243 * simops.c: Add support for v850e instructions.
72f4393d 1244
c906108c 1245 * simops.c: Add support for v850eq instructions.
72f4393d 1246
c906108c
SS		 1247Tue May 20 10:24:14 1997 Andrew Cagney <cagney@b1.cygnus.com>
1248
1249 * interp.c (sim_open): Add callback argument.
1250 (sim_set_callbacks): Delete SIM_DESC argument.
1251
1252Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
1253
1254 * configure: Regenerated to track ../common/aclocal.m4 changes.
1255
1256Wed Apr 23 17:20:16 1997 Doug Evans <dje@canuck.cygnus.com>
1257
1258 * interp.c (prog_bfd_was_opened_p): New static local.
1259 (prog_bfd): New global variable.
1260 (sim_open): Undo patch to add -E support.
1261 (sim_close): Close prog_bfd if sim_load opened it.
1262 (sim_load): Record bfd of loaded file in prog_bfd.
1263 * simops.c (prog_bfd): Renamed from exec_bfd.
1264
1265Fri Apr 18 14:17:12 1997 Andrew Cagney <cagney@b1.cygnus.com>
1266
1267 * interp.c (sim_stop): Stub function.
1268
1269Thu Apr 17 03:53:18 1997 Doug Evans <dje@canuck.cygnus.com>
1270
1271 * Makefile.in (SIM_OBJS): Add sim-load.o.
1272 * interp.c (sim_kind, myname): New static locals.
1273 (sim_open): Set sim_kind, myname. Ignore -E arg.
1274 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
1275 load file into simulator. Set start address from bfd.
1276 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
1277
1278Wed Apr 16 19:53:55 1997 Andrew Cagney <cagney@b1.cygnus.com>
1279
1280 * simops.c (OP_10007E0): Only provide system calls SYS_execv,
1281 SYS_wait, SYS_wait, SYS_utime, SYS_time if defined by the host.
1282
1283Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1284
1285 * configure: Regenerated to track ../common/aclocal.m4 changes.
1286 * config.in: Ditto.
1287
1288Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
1289
1290 * interp.c (sim_open): New arg `kind'.
1291
1292 * configure: Regenerated to track ../common/aclocal.m4 changes.
1293
1294Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1295
1296 * configure: Regenerated to track ../common/aclocal.m4 changes.
1297
1298Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1299
1300 * configure: Regenerated to track ../common/aclocal.m4 changes.
1301
1302Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
1303
1304 * configure: Re-generate.
1305
1306Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
1307
1308 * configure: Regenerate to track ../common/aclocal.m4 changes.
1309
1310Thu Mar 13 13:00:54 1997 Doug Evans <dje@canuck.cygnus.com>
1311
1312 * interp.c (sim_open): New SIM_DESC result. Argument is now
1313 in argv form.
1314 (other sim_*): New SIM_DESC argument.
1315
1316Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
1317
1318 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
1319 COMMON_{PRE,POST}_CONFIG_FRAG instead.
1320 * configure.in: sinclude ../common/aclocal.m4.
1321 * configure: Regenerated.
1322
1323Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
1324
1325 * configure configure.in Makefile.in: Update to new configure
1326 scheme which is more compatible with WinGDB builds.
1327 * configure.in: Improve comment on how to run autoconf.
1328 * configure: Re-run autoconf to get new ../common/aclocal.m4.
1329 * Makefile.in: Use autoconf substitution to install common
1330 makefile fragment.
1331
1332Mon Jan 20 16:05:34 1997 Michael Meissner <meissner@tiktok.cygnus.com>
1333
1334 * simops.c (OP_{E0,2E0,6E0}): The multiply operations sign extend,
1335 not zero extend.
1336
1337Tue Jan 14 17:06:03 1997 Stu Grossman (grossman@critters.cygnus.com)
1338
1339 * simops.c: Put ifdefs around things to make MSVC happy. Get rid
1340 of unistd.h. Disable SYS_stat, SYS_chown, SYS_time, SYS_times,
1341 SYS_gettimeofday and SYS_utime from MSVC.
1342
1343Tue Dec 31 18:11:13 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1344
1345 * simops.c (OP_10007E0): Know that kill encodes the signal number
1346 via: 0xdead0000 | signal and turn it back into a signal.
1347
1348Fri Dec 27 14:44:06 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1349
1350 * v850_sim.h (SIG_V850_EXIT): Define as -1.
1351
1352 * interp.c (sim_open): Cast calloc function.
1353 (sim_stop_reason): If signal is SIG_V850_EXIT, inform gdb the
1354 program exited with the appropriate exit code.
1355 (sim_set_interrupt): Declare buildargv.
1356
1357 * simops.c (OP_10007E0): Make exit signal normal exit. Make time
1358 type correct and work on big endian systems.
1359
1360Wed Nov 20 02:18:44 1996 Doug Evans <dje@canuck.cygnus.com>
1361
1362 * Makefile.in: Delete stuff moved to ../common/Make-common.in.
1363 (SIM_OBJS,SIM_EXTRA_CFLAGS,SIM_EXTRA_CLEAN): Define.
1364 * configure.in: Simplify using macros in ../common/aclocal.m4.
1365 Call AC_CHECK_HEADERS(unistd.h).
1366 * configure: Regenerated.
1367 * config.in: New file.
1368 * simops.c: #include "config.h". #include <unistd.h> if present.
1369
1370Sun Nov 3 23:02:54 1996 Stan Shebs <shebs@andros.cygnus.com>
1371
1372 * v850_sim.h (State): New slots dummy_mem, pending_nmi.
1373 (EIPC, etc): New macros for system registers.
1374 * simops.c, interp.c: Use everywhere.
1375
1376 * interp.c: Add support for interrupts issued by interrupt
1377 generators, either PC- or time-based. Controlled by simulator
1378 command "sim interrupt".
1379
1380 * interp.c: Add support for variable-size allocation of memory,
1381 via simulator command "sim memory-map".
1382 (map): Issue SIGSEGV for references to invalid memory regions.
72f4393d 1383
c906108c 1384Thu Oct 31 14:44:10 1996 Gavin Koch <gavin@cygnus.com>
72f4393d
L		 1385
1386 * simops.c: Include <sys/time.h> for struct timeval and
1387 struct timezone.
1388
c906108c
SS		 1389Wed Oct 30 08:49:10 1996 Jeffrey A Law (law@cygnus.com)
1390
1391 * simops.c (OP_10007E0): Handle SYS_times and SYS_gettimeofday.
1392
1393 * simops.c (OP_10007E0): Handle SYS_time.
1394
1395Tue Oct 29 14:22:55 1996 Jeffrey A Law (law@cygnus.com)
1396
1397 * simops.c: Include <sys/stat.h>.
1398 (OP_10007E0): Handle SYS_stat.
1399
1400Thu Oct 24 12:26:35 1996 Jeffrey A Law (law@cygnus.com)
1401
1402 * simops.c (OP_10007E0): Don't declare errno.
1403
1404 * simops.c (OP_500): Mask off low bit in displacement
1405 for sld.w.
1406 (OP_501): Similarly.
1407
1408 * simops.c (OP_500): Fix displacement handling for sld.w.
1409 (OP_501): Similarly for sst.w.
1410
1411 * simops.c (trace_input): Remove all references to SEXT7.
1412 (OP_300, OP_400, OP_500, OP_380, OP_480, OP_501): Displacement
1413 is zero extended for sst/sld instructions.
1414 * v850_sim.h (SEX7): Delete. It's no longer needed (and it
1415 was incorrect anyway).
1416
1417Thu Oct 24 10:33:33 1996 Stu Grossman (grossman@critters.cygnus.com)
1418
1419 * Makefile.in: Get rid of srcroot. Set all INSTALL macros via
1420 autoconf.
1421 * gencode.c (write_opcodes): Pad operands field to account for
1422 MSVC braindamage.
1423 * simops.c: Include errno.h. Exclude SYS_chown, since MSVC
1424 doesn't support it. (Why is this here in the first place?!?)
1425 * v850_sim.h: Get rid of 64 bit defs. Also, get rid of #elif's.
1426 Change number of operands in struct simops from 9 to 6. Define
1427 SIGTRAP and SIGQUIT for MSVC.
1428
1429Tue Oct 15 16:19:51 1996 Stu Grossman (grossman@critters.cygnus.com)
1430
1431 * interp.c (MEM_SIZE): It's now bytes, not a power of 2.
1432 * (map): Add support for external mem in the 1->2 meg range.
1433 Also, abort() when memory access is way out of bounds. (Better to
1434 die than to give wrong result. (This will be fixed later.))
1435 * (sim_size): MEM_SIZE is now bytes, not shift factor.
1436
1437Tue Oct 1 15:53:24 1996 Gavin Koch <gavin@cygnus.com>
72f4393d
L		 1438
1439 * simops.c (trace_input): Swapped order of operands for output
1440 output of OP_IMM_REG. Changed the fetching of the operands for
1441 OP_LOAD32, and OP_STORE32 to work like op-function.
1442
c906108c
SS		 1443Mon Sep 30 15:46:33 1996 Stu Grossman (grossman@critters.cygnus.com)
1444
1445 * interp.c: Move includes of remote-sim.h and callback.h to
1446 v850-sim.h.
1447 * (lookup_hash): Add PC to report of hash failure.
1448 * (map load_mem store_mem): New memory subsystem. Models V851
1449 memory system.
1450 * (sim_write sim_read): Use new memory subsystem.
1451 * (sim_resume): Don't load and save PC into EIPC anymore. Needed
1452 to make user-defined traps work right.
1453 * simops.c (OP_*): Use new memory subsystem.
1454 * (OP_14007E0 (reti)): Implement reti.
1455 * (OP_14996E0 (trap)): Implement user-defined traps. Move I/O to
1456 trap 31. Use new memory subsystem.
1457 * v850_sim.h: Prototypes for load_mem, store_mem and map. Use
1458 load_mem in RLW macro.
1459
1460Fri Sep 27 18:34:09 1996 Stu Grossman (grossman@critters.cygnus.com)
1461
1462 * gencode.c (write_opcodes): Output hex values for opcode mask
1463 and patterns.
1464 * interp.c (sim_resume): Save and restore PC from the appropriate
1465 register.
1466 * (sim_fetch_register sim_store_register): Fix byte-order problem
1467 with reading and writing registers.
1468 * simops.c (OP_FFFF): Implement pseudo-breakpoint insn.
1469
1470Fri Sep 27 17:42:37 1996 Jeffrey A Law (law@cygnus.com)
1471
72f4393d 1472 * simops.c (trace_input): Fix thinko.
c906108c
SS		 1473
1474Wed Sep 18 09:54:12 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1475
1476 * simops.c (exec_bfd): Rename from sim_bfd.
1477 (trace_input): Ditto.
1478
1479Thu Sep 12 12:03:05 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1480
1481 * simops.c (trace_input): Use find_nearest_line to print line
1482 number, function name or file name of PC.
1483
1484Wed Sep 11 16:44:37 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1485
1486 * simops.c: Add tracing support. Use SEXTxx macros instead of
1487 doing hardwired shifts.
1488
1489 * configure.in (--enable-sim-cflags): Add switch to add additional
1490 flags to simulator buld. If --enable-sim-cflags=trace, turn on
1491 tracing.
1492 * configure: Regenerate.
1493
1494 * Makefile.in: Don't require a VPATH capable make if configuring
1495 in the same directory. Don't use CFLAGS for configuration flags.
1496 Add flags from --enable-sim-cflags. Support canadian cross
1497 builds. Rebuild whole simulator if include files change.
1498
1499 * interp.c (v850_debug): New global for debugging.
1500 (lookup_hash,sim_size,sim_set_profile): Use
1501 printf_filtered callback, instead of calling printf directly.
1502 (sim_{open,trace}): Enable tracing if -t and compiled for tracing.
1503
1504 * v850_sim.h: Use limits.h to set the various sized types.
1505 (SEXT{5,7,16,22}): New macros.
1506
1507Mon Sep 9 20:50:46 1996 Jeffrey A Law (law@cygnus.com)
1508
1509 * interp.c (hash): Make this an inline function
1510 when compiling with GCC. Simplify.
1511 * simpos.c: Explicitly include "sys/syscall.h". Remove
1512 some #if 0'd code. Enable more emulated syscalls.
1513
1514Wed Sep 4 01:48:55 1996 Jeffrey A Law (law@cygnus.com)
1515
1516 * interp.c: Fix sign bit handling for add and sub instructions.
1517
1518Tue Sep 3 10:20:30 1996 Jeffrey A Law (law@cygnus.com)
1519
1520 * gencode.c: Fix various indention & style problems.
1521 Remove test code. Remove #if 0 code.
1522 * interp.c: Provide prototypes for all static functions.
1523 Fix minor indention problems.
1524 (sim_open, sim_resume): Remove unused variables.
1525 (sim_read): Return type is "int".
1526 * simops.c: Remove unused variables.
1527 (divh): Make result of divide-by-zero zero.
1528 (setf): Initialize result to keep compiler quiet.
1529 (sar instructions): These just clear the overflow bit.
1530 * v850_sim.h: Provide prototypes for put_byte, put_half
1531 and put_word.
1532
1533 * interp.c: OP should be an array of 32bit operands!
1534 (v850_callback): Declare.
1535 (do_format_5): Fix extraction of OP[0].
1536 (sim_size): Remove debugging printf.
1537 (sim_set_callbacks): Do something useful.
1538 (sim_stop_reason): Gross hacks to get c-torture running.
1539 * simops.c: Simplify code for computing targets of bCC
1540 insns. Invert 's' bit if 'ov' bit is set for some
1541 instructions. Fix 'cy' bit handling for numerous
1542 instructions. Make the simulator stop when a halt
1543 instruction is encountered. Very crude support for
1544 emulated syscalls (trap 0).
1545 * v850_sim.h: Include "callback.h" and declare
1546 v850_callback. Items in the operand array are 32bits.
1547
1548Sun Sep 1 22:35:35 1996 Jeffrey A Law (law@cygnus.com)
1549
1550 * interp.c (sim_resume): Fix code to check for a format 3
1551 opcode.
1552 * simops.c: bCC insns only argument is a constant, not a
1553 register value (duh...)
1554
1555Fri Aug 30 10:33:49 1996 Jeffrey A Law (law@cygnus.com)
1556
1557 * simops.c: Fix "not1" and "set1".
1558
1559 * simops.c: Don't forget to initialize temp for
1560 "ld.h" and "ld.w"
1561
1562 * interp.c: Remove various debugging printfs.
1563
1564 * simops.c: Fix satadd, satsub boundary case handling.
1565
1566 * interp.c (hash): Fix.
1567 * interp.c (do_format_8): Get operands correctly and
1568 call the target function.
1569 * simops.c: Rough cut at "clr1", "not1", "set1", and "tst1".
1570
1571Thu Aug 29 13:53:29 1996 Jeffrey A Law (law@cygnus.com)
1572
1573 * interp.c (do_format_4): Get operands correctly and
1574 call the target function.
1575 * simops.c: Rough cut at "sld.b", "sld.h", "sld.w", "sst.b",
1576 "sst.h", and "sst.w".
1577
1578 * v850_sim.h: The V850 doesn't have split I&D spaces. Change
1579 accordingly. Remove many unused definitions.
1580 * interp.c: The V850 doesn't have split I&D spaces. Change
1581 accordingly.
1582 (get_longlong, get_longword, get_word): Deleted.
1583 (write_longlong, write_longword, write_word): Deleted.
1584 (get_operands): Deleted.
1585 (get_byte, get_half, get_word): New functions.
1586 (put_byte, put_half, put_word): New functions.
1587 * simops.c: Remove unused functions. Rough cut at
1588 "ld.b", "ld.h", "ld.w", "st.b", "st.h", "st.w" insns.
1589
1590 * v850_sim.h (struct _state): Remove "psw" field. Add
1591 "sregs" field.
1592 (PSW): Remove bogus definition.
1593 * simops.c: Change condition code handling to use the psw
1594 register within the sregs array. Handle "ldsr" and "stsr".
1595
1596 * simops.c: Handle "satadd", "satsub", "satsubi", "satsubr".
1597
1598 * interp.c (do_format_5): Get operands correctly and
1599 call the target function.
1600 (sim_resume): Don't do a PC update for format 5 instructions.
1601 * simops.c: Handle "jarl" and "jmp" instructions.
1602
1603 * simops.c: Fix minor typos. Handle "cmp", "setf", "tst"
1604 "di", and "ei" instructions correctly.
1605
1606 * interp.c (do_format_3): Get operands correctly and call
1607 the target function.
1608 * simops.c: Handle bCC instructions.
1609
1610 * simops.c: Add condition code handling to shift insns.
1611 Fix minor typos in condition code handling for other insns.
1612
1613 * Makefile.in: Fix typo.
1614 * simops.c: Add condition code handling to "sub" "subr" and
1615 "divh" instructions.
1616
1617 * interp.c (hash): Update to be more accurate.
1618 (lookup_hash): Call hash rather than computing the hash
1619 code here.
1620 (do_format_1_2): Handle format 1 and format 2 instructions.
1621 Get operands correctly and call the target function.
1622 (do_format_6): Get operands correctly and call the target
1623 function.
1624 (do_formats_9_10): Rough cut so shift ops will work.
1625 (sim_resume): Tweak to deal with format 1 and format 2
1626 handling in a single funtion. Don't update the PC
1627 for format 3 insns. Fix typos.
1628 * simops.c: Slightly reorganize. Add condition code handling
1629 to "add", "addi", "and", "andi", "or", "ori", "xor", "xori"
1630 and "not" instructions.
1631 * v850_sim.h (reg_t): Registers are 32bits.
1632 (_state): The V850 has 32 general registers. Add a 32bit
1633 psw and pc register too. Add accessor macros
1634
1635 * Makefile.in, interp.c, v850_sim.h: Bring over endianness
1636 changes from the d10v simulator.
1637
1638 * simops.c: Add shift support.
1639
1640 * simops.c: Add multiply & divide support. Abort for system
1641 instructions.
1642
1643 * simops.c: Add logicals, mov, movhi, movea, add, addi, sub
1644 and subr. No condition codes yet.
1645
1646Wed Aug 28 13:53:22 1996 Jeffrey A Law (law@cygnus.com)
1647
72f4393d 1648 * ChangeLog, Makefile.in, configure, configure.in, v850_sim.h,
c906108c
SS		 1649 gencode.c, interp.c, simops.c: Created.
1650
GDB Binutils - Deliverables
This page took 1.057687 seconds and 4 git commands to generate.