projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'virtio-next-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...
[deliverable/linux.git] / sound / pci / fm801.c
CommitLineData
1da177e4
LT		 1/*
2 * The driver for the ForteMedia FM801 based soundcards
c1017a4c 3 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
1da177e4 4 *
e0a5d82a 5 * Support FM only card by Andy Shevchenko <andy@smile.org.ua>
1da177e4
LT		 6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 *
21 */
22
1da177e4
LT		 23#include <linux/delay.h>
24#include <linux/init.h>
25#include <linux/interrupt.h>
215dacc2 26#include <linux/io.h>
1da177e4
LT		 27#include <linux/pci.h>
28#include <linux/slab.h>
65a77217 29#include <linux/module.h>
1da177e4
LT		 30#include <sound/core.h>
31#include <sound/pcm.h>
666c70ff 32#include <sound/tlv.h>
1da177e4
LT		 33#include <sound/ac97_codec.h>
34#include <sound/mpu401.h>
35#include <sound/opl3.h>
36#include <sound/initval.h>
37
efce4bb9 38#ifdef CONFIG_SND_FM801_TEA575X_BOOL
59b56459 39#include <media/tea575x.h>
1da177e4
LT		 40#endif
41
c1017a4c 42MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
1da177e4
LT		 43MODULE_DESCRIPTION("ForteMedia FM801");
44MODULE_LICENSE("GPL");
45MODULE_SUPPORTED_DEVICE("{{ForteMedia,FM801},"
46 "{Genius,SoundMaker Live 5.1}}");
47
48static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
49static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
a67ff6a5 50static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
1da177e4
LT		 51/*
52 * Enable TEA575x tuner
53 * 1 = MediaForte 256-PCS
d7ba858a 54 * 2 = MediaForte 256-PCP
1da177e4 55 * 3 = MediaForte 64-PCR
fb716c0b 56 * 16 = setup tuner only (this is additional bit), i.e. SF64-PCR FM card
1da177e4
LT		 57 * High 16-bits are video (radio) device number + 1
58 */
6581f4e7 59static int tea575x_tuner[SNDRV_CARDS];
d4ecc83b 60static int radio_nr[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = -1};
1da177e4
LT		 61
62module_param_array(index, int, NULL, 0444);
63MODULE_PARM_DESC(index, "Index value for the FM801 soundcard.");
64module_param_array(id, charp, NULL, 0444);
65MODULE_PARM_DESC(id, "ID string for the FM801 soundcard.");
66module_param_array(enable, bool, NULL, 0444);
67MODULE_PARM_DESC(enable, "Enable FM801 soundcard.");
68module_param_array(tea575x_tuner, int, NULL, 0444);
d7ba858a 69MODULE_PARM_DESC(tea575x_tuner, "TEA575x tuner access method (0 = auto, 1 = SF256-PCS, 2=SF256-PCP, 3=SF64-PCR, 8=disable, +16=tuner-only).");
d4ecc83b
HV		 70module_param_array(radio_nr, int, NULL, 0444);
71MODULE_PARM_DESC(radio_nr, "Radio device numbers");
72
fb716c0b 73
c37279b9 74#define TUNER_DISABLED (1<<3)
fb716c0b
OZ		 75#define TUNER_ONLY (1<<4)
76#define TUNER_TYPE_MASK (~TUNER_ONLY & 0xFFFF)
1da177e4
LT		 77
78/*
79 * Direct registers
80 */
81
215dacc2
AS		 82#define fm801_writew(chip,reg,value) outw((value), chip->port + FM801_##reg)
83#define fm801_readw(chip,reg) inw(chip->port + FM801_##reg)
84
85#define fm801_writel(chip,reg,value) outl((value), chip->port + FM801_##reg)
1da177e4
LT		 86
87#define FM801_PCM_VOL 0x00 /* PCM Output Volume */
88#define FM801_FM_VOL 0x02 /* FM Output Volume */
89#define FM801_I2S_VOL 0x04 /* I2S Volume */
90#define FM801_REC_SRC 0x06 /* Record Source */
91#define FM801_PLY_CTRL 0x08 /* Playback Control */
92#define FM801_PLY_COUNT 0x0a /* Playback Count */
93#define FM801_PLY_BUF1 0x0c /* Playback Bufer I */
94#define FM801_PLY_BUF2 0x10 /* Playback Buffer II */
95#define FM801_CAP_CTRL 0x14 /* Capture Control */
96#define FM801_CAP_COUNT 0x16 /* Capture Count */
97#define FM801_CAP_BUF1 0x18 /* Capture Buffer I */
98#define FM801_CAP_BUF2 0x1c /* Capture Buffer II */
99#define FM801_CODEC_CTRL 0x22 /* Codec Control */
100#define FM801_I2S_MODE 0x24 /* I2S Mode Control */
101#define FM801_VOLUME 0x26 /* Volume Up/Down/Mute Status */
102#define FM801_I2C_CTRL 0x29 /* I2C Control */
103#define FM801_AC97_CMD 0x2a /* AC'97 Command */
104#define FM801_AC97_DATA 0x2c /* AC'97 Data */
105#define FM801_MPU401_DATA 0x30 /* MPU401 Data */
106#define FM801_MPU401_CMD 0x31 /* MPU401 Command */
107#define FM801_GPIO_CTRL 0x52 /* General Purpose I/O Control */
108#define FM801_GEN_CTRL 0x54 /* General Control */
109#define FM801_IRQ_MASK 0x56 /* Interrupt Mask */
110#define FM801_IRQ_STATUS 0x5a /* Interrupt Status */
111#define FM801_OPL3_BANK0 0x68 /* OPL3 Status Read / Bank 0 Write */
112#define FM801_OPL3_DATA0 0x69 /* OPL3 Data 0 Write */
113#define FM801_OPL3_BANK1 0x6a /* OPL3 Bank 1 Write */
114#define FM801_OPL3_DATA1 0x6b /* OPL3 Bank 1 Write */
115#define FM801_POWERDOWN 0x70 /* Blocks Power Down Control */
116
b1e9ed26
TI		 117/* codec access */
118#define FM801_AC97_READ (1<<7) /* read=1, write=0 */
119#define FM801_AC97_VALID (1<<8) /* port valid=1 */
120#define FM801_AC97_BUSY (1<<9) /* busy=1 */
121#define FM801_AC97_ADDR_SHIFT 10 /* codec id (2bit) */
1da177e4
LT		 122
123/* playback and record control register bits */
124#define FM801_BUF1_LAST (1<<1)
125#define FM801_BUF2_LAST (1<<2)
126#define FM801_START (1<<5)
127#define FM801_PAUSE (1<<6)
128#define FM801_IMMED_STOP (1<<7)
129#define FM801_RATE_SHIFT 8
130#define FM801_RATE_MASK (15 << FM801_RATE_SHIFT)
131#define FM801_CHANNELS_4 (1<<12) /* playback only */
132#define FM801_CHANNELS_6 (2<<12) /* playback only */
133#define FM801_CHANNELS_6MS (3<<12) /* playback only */
134#define FM801_CHANNELS_MASK (3<<12)
135#define FM801_16BIT (1<<14)
136#define FM801_STEREO (1<<15)
137
138/* IRQ status bits */
139#define FM801_IRQ_PLAYBACK (1<<8)
140#define FM801_IRQ_CAPTURE (1<<9)
141#define FM801_IRQ_VOLUME (1<<14)
142#define FM801_IRQ_MPU (1<<15)
143
144/* GPIO control register */
145#define FM801_GPIO_GP0 (1<<0) /* read/write */
146#define FM801_GPIO_GP1 (1<<1)
147#define FM801_GPIO_GP2 (1<<2)
148#define FM801_GPIO_GP3 (1<<3)
149#define FM801_GPIO_GP(x) (1<<(0+(x)))
150#define FM801_GPIO_GD0 (1<<8) /* directions: 1 = input, 0 = output*/
151#define FM801_GPIO_GD1 (1<<9)
152#define FM801_GPIO_GD2 (1<<10)
153#define FM801_GPIO_GD3 (1<<11)
154#define FM801_GPIO_GD(x) (1<<(8+(x)))
155#define FM801_GPIO_GS0 (1<<12) /* function select: */
156#define FM801_GPIO_GS1 (1<<13) /* 1 = GPIO */
157#define FM801_GPIO_GS2 (1<<14) /* 0 = other (S/PDIF, VOL) */
158#define FM801_GPIO_GS3 (1<<15)
159#define FM801_GPIO_GS(x) (1<<(12+(x)))
160
052c233e
AS		 161/**
162 * struct fm801 - describes FM801 chip
163 * @port: I/O port number
164 * @multichannel: multichannel support
165 * @secondary: secondary codec
166 * @secondary_addr: address of the secondary codec
167 * @tea575x_tuner: tuner access method & flags
168 * @ply_ctrl: playback control
169 * @cap_ctrl: capture control
1da177e4 170 */
a5f22156 171struct fm801 {
1da177e4
LT		 172 int irq;
173
052c233e
AS		 174 unsigned long port;
175 unsigned int multichannel: 1,
176 secondary: 1;
177 unsigned char secondary_addr;
178 unsigned int tea575x_tuner;
1da177e4 179
052c233e
AS		 180 unsigned short ply_ctrl;
181 unsigned short cap_ctrl;
1da177e4
LT		 182
183 unsigned long ply_buffer;
184 unsigned int ply_buf;
185 unsigned int ply_count;
186 unsigned int ply_size;
187 unsigned int ply_pos;
188
189 unsigned long cap_buffer;
190 unsigned int cap_buf;
191 unsigned int cap_count;
192 unsigned int cap_size;
193 unsigned int cap_pos;
194
a5f22156
TI		 195 struct snd_ac97_bus *ac97_bus;
196 struct snd_ac97 *ac97;
197 struct snd_ac97 *ac97_sec;
1da177e4
LT		 198
199 struct pci_dev *pci;
a5f22156
TI		 200 struct snd_card *card;
201 struct snd_pcm *pcm;
202 struct snd_rawmidi *rmidi;
203 struct snd_pcm_substream *playback_substream;
204 struct snd_pcm_substream *capture_substream;
1da177e4
LT		 205 unsigned int p_dma_size;
206 unsigned int c_dma_size;
207
208 spinlock_t reg_lock;
a5f22156 209 struct snd_info_entry *proc_entry;
1da177e4 210
fdb62b50 211#ifdef CONFIG_SND_FM801_TEA575X_BOOL
d4ecc83b 212 struct v4l2_device v4l2_dev;
a5f22156 213 struct snd_tea575x tea;
1da177e4 214#endif
b1e9ed26 215
c7561cd8 216#ifdef CONFIG_PM_SLEEP
b1e9ed26
TI		 217 u16 saved_regs[0x20];
218#endif
1da177e4
LT		 219};
220
9baa3c34 221static const struct pci_device_id snd_fm801_ids[] = {
1da177e4 222 { 0x1319, 0x0801, PCI_ANY_ID, PCI_ANY_ID, PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0, }, /* FM801 */
26be8659 223 { 0x5213, 0x0510, PCI_ANY_ID, PCI_ANY_ID, PCI_CLASS_MULTIMEDIA_AUDIO << 8, 0xffff00, 0, }, /* Gallant Odyssey Sound 4 */
1da177e4
LT		 224 { 0, }
225};
226
227MODULE_DEVICE_TABLE(pci, snd_fm801_ids);
228
229/*
230 * common I/O routines
231 */
232
02fd1a76
AS		 233static bool fm801_ac97_is_ready(struct fm801 *chip, unsigned int iterations)
234{
235 unsigned int idx;
236
237 for (idx = 0; idx < iterations; idx++) {
238 if (!(fm801_readw(chip, AC97_CMD) & FM801_AC97_BUSY))
239 return true;
240 udelay(10);
241 }
242 return false;
243}
244
245static bool fm801_ac97_is_valid(struct fm801 *chip, unsigned int iterations)
246{
247 unsigned int idx;
248
249 for (idx = 0; idx < iterations; idx++) {
250 if (fm801_readw(chip, AC97_CMD) & FM801_AC97_VALID)
251 return true;
252 udelay(10);
253 }
254 return false;
255}
256
a5f22156 257static int snd_fm801_update_bits(struct fm801 *chip, unsigned short reg,
1da177e4
LT		 258 unsigned short mask, unsigned short value)
259{
260 int change;
261 unsigned long flags;
262 unsigned short old, new;
263
264 spin_lock_irqsave(&chip->reg_lock, flags);
265 old = inw(chip->port + reg);
266 new = (old & ~mask) | value;
267 change = old != new;
268 if (change)
269 outw(new, chip->port + reg);
270 spin_unlock_irqrestore(&chip->reg_lock, flags);
271 return change;
272}
273
a5f22156 274static void snd_fm801_codec_write(struct snd_ac97 *ac97,
1da177e4
LT		 275 unsigned short reg,
276 unsigned short val)
277{
a5f22156 278 struct fm801 *chip = ac97->private_data;
1da177e4
LT		 279
280 /*
281 * Wait until the codec interface is not ready..
282 */
02fd1a76
AS		 283 if (!fm801_ac97_is_ready(chip, 100)) {
284 dev_err(chip->card->dev, "AC'97 interface is busy (1)\n");
285 return;
1da177e4 286 }
1da177e4 287
1da177e4 288 /* write data and address */
215dacc2
AS		 289 fm801_writew(chip, AC97_DATA, val);
290 fm801_writew(chip, AC97_CMD, reg | (ac97->addr << FM801_AC97_ADDR_SHIFT));
1da177e4
LT		 291 /*
292 * Wait until the write command is not completed..
02fd1a76
AS		 293 */
294 if (!fm801_ac97_is_ready(chip, 1000))
295 dev_err(chip->card->dev, "AC'97 interface #%d is busy (2)\n",
296 ac97->num);
1da177e4
LT		 297}
298
a5f22156 299static unsigned short snd_fm801_codec_read(struct snd_ac97 *ac97, unsigned short reg)
1da177e4 300{
a5f22156 301 struct fm801 *chip = ac97->private_data;
1da177e4
LT		 302
303 /*
304 * Wait until the codec interface is not ready..
305 */
02fd1a76
AS		 306 if (!fm801_ac97_is_ready(chip, 100)) {
307 dev_err(chip->card->dev, "AC'97 interface is busy (1)\n");
308 return 0;
1da177e4 309 }
1da177e4 310
1da177e4 311 /* read command */
215dacc2
AS		 312 fm801_writew(chip, AC97_CMD,
313 reg | (ac97->addr << FM801_AC97_ADDR_SHIFT) | FM801_AC97_READ);
02fd1a76
AS		 314 if (!fm801_ac97_is_ready(chip, 100)) {
315 dev_err(chip->card->dev, "AC'97 interface #%d is busy (2)\n",
316 ac97->num);
317 return 0;
1da177e4 318 }
1da177e4 319
02fd1a76
AS		 320 if (!fm801_ac97_is_valid(chip, 1000)) {
321 dev_err(chip->card->dev,
322 "AC'97 interface #%d is not valid (2)\n", ac97->num);
323 return 0;
1da177e4 324 }
1da177e4 325
215dacc2 326 return fm801_readw(chip, AC97_DATA);
1da177e4
LT		 327}
328
329static unsigned int rates[] = {
330 5500, 8000, 9600, 11025,
331 16000, 19200, 22050, 32000,
332 38400, 44100, 48000
333};
334
a5f22156 335static struct snd_pcm_hw_constraint_list hw_constraints_rates = {
1da177e4
LT		 336 .count = ARRAY_SIZE(rates),
337 .list = rates,
338 .mask = 0,
339};
340
341static unsigned int channels[] = {
342 2, 4, 6
343};
344
a5f22156 345static struct snd_pcm_hw_constraint_list hw_constraints_channels = {
5e4968e2 346 .count = ARRAY_SIZE(channels),
1da177e4
LT		 347 .list = channels,
348 .mask = 0,
349};
350
351/*
352 * Sample rate routines
353 */
354
355static unsigned short snd_fm801_rate_bits(unsigned int rate)
356{
357 unsigned int idx;
358
359 for (idx = 0; idx < ARRAY_SIZE(rates); idx++)
360 if (rates[idx] == rate)
361 return idx;
362 snd_BUG();
363 return ARRAY_SIZE(rates) - 1;
364}
365
366/*
367 * PCM part
368 */
369
a5f22156 370static int snd_fm801_playback_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 371 int cmd)
372{
a5f22156 373 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 374
375 spin_lock(&chip->reg_lock);
376 switch (cmd) {
377 case SNDRV_PCM_TRIGGER_START:
378 chip->ply_ctrl &= ~(FM801_BUF1_LAST |
379 FM801_BUF2_LAST |
380 FM801_PAUSE);
381 chip->ply_ctrl |= FM801_START |
382 FM801_IMMED_STOP;
383 break;
384 case SNDRV_PCM_TRIGGER_STOP:
385 chip->ply_ctrl &= ~(FM801_START | FM801_PAUSE);
386 break;
387 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
b1e9ed26 388 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4
LT		 389 chip->ply_ctrl |= FM801_PAUSE;
390 break;
391 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
b1e9ed26 392 case SNDRV_PCM_TRIGGER_RESUME:
1da177e4
LT		 393 chip->ply_ctrl &= ~FM801_PAUSE;
394 break;
395 default:
396 spin_unlock(&chip->reg_lock);
397 snd_BUG();
398 return -EINVAL;
399 }
215dacc2 400 fm801_writew(chip, PLY_CTRL, chip->ply_ctrl);
1da177e4
LT		 401 spin_unlock(&chip->reg_lock);
402 return 0;
403}
404
a5f22156 405static int snd_fm801_capture_trigger(struct snd_pcm_substream *substream,
1da177e4
LT		 406 int cmd)
407{
a5f22156 408 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 409
410 spin_lock(&chip->reg_lock);
411 switch (cmd) {
412 case SNDRV_PCM_TRIGGER_START:
413 chip->cap_ctrl &= ~(FM801_BUF1_LAST |
414 FM801_BUF2_LAST |
415 FM801_PAUSE);
416 chip->cap_ctrl |= FM801_START |
417 FM801_IMMED_STOP;
418 break;
419 case SNDRV_PCM_TRIGGER_STOP:
420 chip->cap_ctrl &= ~(FM801_START | FM801_PAUSE);
421 break;
422 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
b1e9ed26 423 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4
LT		 424 chip->cap_ctrl |= FM801_PAUSE;
425 break;
426 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
b1e9ed26 427 case SNDRV_PCM_TRIGGER_RESUME:
1da177e4
LT		 428 chip->cap_ctrl &= ~FM801_PAUSE;
429 break;
430 default:
431 spin_unlock(&chip->reg_lock);
432 snd_BUG();
433 return -EINVAL;
434 }
215dacc2 435 fm801_writew(chip, CAP_CTRL, chip->cap_ctrl);
1da177e4
LT		 436 spin_unlock(&chip->reg_lock);
437 return 0;
438}
439
a5f22156
TI		 440static int snd_fm801_hw_params(struct snd_pcm_substream *substream,
441 struct snd_pcm_hw_params *hw_params)
1da177e4
LT		 442{
443 return snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
444}
445
a5f22156 446static int snd_fm801_hw_free(struct snd_pcm_substream *substream)
1da177e4
LT		 447{
448 return snd_pcm_lib_free_pages(substream);
449}
450
a5f22156 451static int snd_fm801_playback_prepare(struct snd_pcm_substream *substream)
1da177e4 452{
a5f22156
TI		 453 struct fm801 *chip = snd_pcm_substream_chip(substream);
454 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 455
456 chip->ply_size = snd_pcm_lib_buffer_bytes(substream);
457 chip->ply_count = snd_pcm_lib_period_bytes(substream);
458 spin_lock_irq(&chip->reg_lock);
459 chip->ply_ctrl &= ~(FM801_START | FM801_16BIT |
460 FM801_STEREO | FM801_RATE_MASK |
461 FM801_CHANNELS_MASK);
462 if (snd_pcm_format_width(runtime->format) == 16)
463 chip->ply_ctrl |= FM801_16BIT;
464 if (runtime->channels > 1) {
465 chip->ply_ctrl |= FM801_STEREO;
466 if (runtime->channels == 4)
467 chip->ply_ctrl |= FM801_CHANNELS_4;
468 else if (runtime->channels == 6)
469 chip->ply_ctrl |= FM801_CHANNELS_6;
470 }
471 chip->ply_ctrl |= snd_fm801_rate_bits(runtime->rate) << FM801_RATE_SHIFT;
472 chip->ply_buf = 0;
215dacc2
AS		 473 fm801_writew(chip, PLY_CTRL, chip->ply_ctrl);
474 fm801_writew(chip, PLY_COUNT, chip->ply_count - 1);
1da177e4
LT		 475 chip->ply_buffer = runtime->dma_addr;
476 chip->ply_pos = 0;
215dacc2
AS		 477 fm801_writel(chip, PLY_BUF1, chip->ply_buffer);
478 fm801_writel(chip, PLY_BUF2,
479 chip->ply_buffer + (chip->ply_count % chip->ply_size));
1da177e4
LT		 480 spin_unlock_irq(&chip->reg_lock);
481 return 0;
482}
483
a5f22156 484static int snd_fm801_capture_prepare(struct snd_pcm_substream *substream)
1da177e4 485{
a5f22156
TI		 486 struct fm801 *chip = snd_pcm_substream_chip(substream);
487 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 488
489 chip->cap_size = snd_pcm_lib_buffer_bytes(substream);
490 chip->cap_count = snd_pcm_lib_period_bytes(substream);
491 spin_lock_irq(&chip->reg_lock);
492 chip->cap_ctrl &= ~(FM801_START | FM801_16BIT |
493 FM801_STEREO | FM801_RATE_MASK);
494 if (snd_pcm_format_width(runtime->format) == 16)
495 chip->cap_ctrl |= FM801_16BIT;
496 if (runtime->channels > 1)
497 chip->cap_ctrl |= FM801_STEREO;
498 chip->cap_ctrl |= snd_fm801_rate_bits(runtime->rate) << FM801_RATE_SHIFT;
499 chip->cap_buf = 0;
215dacc2
AS		 500 fm801_writew(chip, CAP_CTRL, chip->cap_ctrl);
501 fm801_writew(chip, CAP_COUNT, chip->cap_count - 1);
1da177e4
LT		 502 chip->cap_buffer = runtime->dma_addr;
503 chip->cap_pos = 0;
215dacc2
AS		 504 fm801_writel(chip, CAP_BUF1, chip->cap_buffer);
505 fm801_writel(chip, CAP_BUF2,
506 chip->cap_buffer + (chip->cap_count % chip->cap_size));
1da177e4
LT		 507 spin_unlock_irq(&chip->reg_lock);
508 return 0;
509}
510
a5f22156 511static snd_pcm_uframes_t snd_fm801_playback_pointer(struct snd_pcm_substream *substream)
1da177e4 512{
a5f22156 513 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 514 size_t ptr;
515
516 if (!(chip->ply_ctrl & FM801_START))
517 return 0;
518 spin_lock(&chip->reg_lock);
215dacc2
AS		 519 ptr = chip->ply_pos + (chip->ply_count - 1) - fm801_readw(chip, PLY_COUNT);
520 if (fm801_readw(chip, IRQ_STATUS) & FM801_IRQ_PLAYBACK) {
1da177e4
LT		 521 ptr += chip->ply_count;
522 ptr %= chip->ply_size;
523 }
524 spin_unlock(&chip->reg_lock);
525 return bytes_to_frames(substream->runtime, ptr);
526}
527
a5f22156 528static snd_pcm_uframes_t snd_fm801_capture_pointer(struct snd_pcm_substream *substream)
1da177e4 529{
a5f22156 530 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 531 size_t ptr;
532
533 if (!(chip->cap_ctrl & FM801_START))
534 return 0;
535 spin_lock(&chip->reg_lock);
215dacc2
AS		 536 ptr = chip->cap_pos + (chip->cap_count - 1) - fm801_readw(chip, CAP_COUNT);
537 if (fm801_readw(chip, IRQ_STATUS) & FM801_IRQ_CAPTURE) {
1da177e4
LT		 538 ptr += chip->cap_count;
539 ptr %= chip->cap_size;
540 }
541 spin_unlock(&chip->reg_lock);
542 return bytes_to_frames(substream->runtime, ptr);
543}
544
7d12e780 545static irqreturn_t snd_fm801_interrupt(int irq, void *dev_id)
1da177e4 546{
a5f22156 547 struct fm801 *chip = dev_id;
1da177e4
LT		 548 unsigned short status;
549 unsigned int tmp;
550
215dacc2 551 status = fm801_readw(chip, IRQ_STATUS);
1da177e4
LT		 552 status &= FM801_IRQ_PLAYBACK|FM801_IRQ_CAPTURE|FM801_IRQ_MPU|FM801_IRQ_VOLUME;
553 if (! status)
554 return IRQ_NONE;
555 /* ack first */
215dacc2 556 fm801_writew(chip, IRQ_STATUS, status);
1da177e4
LT		 557 if (chip->pcm && (status & FM801_IRQ_PLAYBACK) && chip->playback_substream) {
558 spin_lock(&chip->reg_lock);
559 chip->ply_buf++;
560 chip->ply_pos += chip->ply_count;
561 chip->ply_pos %= chip->ply_size;
562 tmp = chip->ply_pos + chip->ply_count;
563 tmp %= chip->ply_size;
215dacc2
AS		 564 if (chip->ply_buf & 1)
565 fm801_writel(chip, PLY_BUF1, chip->ply_buffer + tmp);
566 else
567 fm801_writel(chip, PLY_BUF2, chip->ply_buffer + tmp);
1da177e4
LT		 568 spin_unlock(&chip->reg_lock);
569 snd_pcm_period_elapsed(chip->playback_substream);
570 }
571 if (chip->pcm && (status & FM801_IRQ_CAPTURE) && chip->capture_substream) {
572 spin_lock(&chip->reg_lock);
573 chip->cap_buf++;
574 chip->cap_pos += chip->cap_count;
575 chip->cap_pos %= chip->cap_size;
576 tmp = chip->cap_pos + chip->cap_count;
577 tmp %= chip->cap_size;
215dacc2
AS		 578 if (chip->cap_buf & 1)
579 fm801_writel(chip, CAP_BUF1, chip->cap_buffer + tmp);
580 else
581 fm801_writel(chip, CAP_BUF2, chip->cap_buffer + tmp);
1da177e4
LT		 582 spin_unlock(&chip->reg_lock);
583 snd_pcm_period_elapsed(chip->capture_substream);
584 }
585 if (chip->rmidi && (status & FM801_IRQ_MPU))
7d12e780 586 snd_mpu401_uart_interrupt(irq, chip->rmidi->private_data);
1da177e4
LT		 587 if (status & FM801_IRQ_VOLUME)
588 ;/* TODO */
589
590 return IRQ_HANDLED;
591}
592
a5f22156 593static struct snd_pcm_hardware snd_fm801_playback =
1da177e4
LT		 594{
595 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
596 SNDRV_PCM_INFO_BLOCK_TRANSFER |
b1e9ed26 597 SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_RESUME |
1da177e4
LT		 598 SNDRV_PCM_INFO_MMAP_VALID),
599 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
600 .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_48000,
601 .rate_min = 5500,
602 .rate_max = 48000,
603 .channels_min = 1,
604 .channels_max = 2,
605 .buffer_bytes_max = (128*1024),
606 .period_bytes_min = 64,
607 .period_bytes_max = (128*1024),
608 .periods_min = 1,
609 .periods_max = 1024,
610 .fifo_size = 0,
611};
612
a5f22156 613static struct snd_pcm_hardware snd_fm801_capture =
1da177e4
LT		 614{
615 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
616 SNDRV_PCM_INFO_BLOCK_TRANSFER |
b1e9ed26 617 SNDRV_PCM_INFO_PAUSE | SNDRV_PCM_INFO_RESUME |
1da177e4
LT		 618 SNDRV_PCM_INFO_MMAP_VALID),
619 .formats = SNDRV_PCM_FMTBIT_U8 | SNDRV_PCM_FMTBIT_S16_LE,
620 .rates = SNDRV_PCM_RATE_KNOT | SNDRV_PCM_RATE_8000_48000,
621 .rate_min = 5500,
622 .rate_max = 48000,
623 .channels_min = 1,
624 .channels_max = 2,
625 .buffer_bytes_max = (128*1024),
626 .period_bytes_min = 64,
627 .period_bytes_max = (128*1024),
628 .periods_min = 1,
629 .periods_max = 1024,
630 .fifo_size = 0,
631};
632
a5f22156 633static int snd_fm801_playback_open(struct snd_pcm_substream *substream)
1da177e4 634{
a5f22156
TI		 635 struct fm801 *chip = snd_pcm_substream_chip(substream);
636 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 637 int err;
638
639 chip->playback_substream = substream;
640 runtime->hw = snd_fm801_playback;
a5f22156
TI		 641 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
642 &hw_constraints_rates);
1da177e4
LT		 643 if (chip->multichannel) {
644 runtime->hw.channels_max = 6;
a5f22156
TI		 645 snd_pcm_hw_constraint_list(runtime, 0,
646 SNDRV_PCM_HW_PARAM_CHANNELS,
647 &hw_constraints_channels);
1da177e4
LT		 648 }
649 if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
650 return err;
651 return 0;
652}
653
a5f22156 654static int snd_fm801_capture_open(struct snd_pcm_substream *substream)
1da177e4 655{
a5f22156
TI		 656 struct fm801 *chip = snd_pcm_substream_chip(substream);
657 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 658 int err;
659
660 chip->capture_substream = substream;
661 runtime->hw = snd_fm801_capture;
a5f22156
TI		 662 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
663 &hw_constraints_rates);
1da177e4
LT		 664 if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
665 return err;
666 return 0;
667}
668
a5f22156 669static int snd_fm801_playback_close(struct snd_pcm_substream *substream)
1da177e4 670{
a5f22156 671 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 672
673 chip->playback_substream = NULL;
674 return 0;
675}
676
a5f22156 677static int snd_fm801_capture_close(struct snd_pcm_substream *substream)
1da177e4 678{
a5f22156 679 struct fm801 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 680
681 chip->capture_substream = NULL;
682 return 0;
683}
684
a5f22156 685static struct snd_pcm_ops snd_fm801_playback_ops = {
1da177e4
LT		 686 .open = snd_fm801_playback_open,
687 .close = snd_fm801_playback_close,
688 .ioctl = snd_pcm_lib_ioctl,
689 .hw_params = snd_fm801_hw_params,
690 .hw_free = snd_fm801_hw_free,
691 .prepare = snd_fm801_playback_prepare,
692 .trigger = snd_fm801_playback_trigger,
693 .pointer = snd_fm801_playback_pointer,
694};
695
a5f22156 696static struct snd_pcm_ops snd_fm801_capture_ops = {
1da177e4
LT		 697 .open = snd_fm801_capture_open,
698 .close = snd_fm801_capture_close,
699 .ioctl = snd_pcm_lib_ioctl,
700 .hw_params = snd_fm801_hw_params,
701 .hw_free = snd_fm801_hw_free,
702 .prepare = snd_fm801_capture_prepare,
703 .trigger = snd_fm801_capture_trigger,
704 .pointer = snd_fm801_capture_pointer,
705};
706
e23e7a14 707static int snd_fm801_pcm(struct fm801 *chip, int device, struct snd_pcm **rpcm)
1da177e4 708{
a5f22156 709 struct snd_pcm *pcm;
1da177e4
LT		 710 int err;
711
712 if (rpcm)
713 *rpcm = NULL;
714 if ((err = snd_pcm_new(chip->card, "FM801", device, 1, 1, &pcm)) < 0)
715 return err;
716
717 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_fm801_playback_ops);
718 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_fm801_capture_ops);
719
720 pcm->private_data = chip;
1da177e4
LT		 721 pcm->info_flags = 0;
722 strcpy(pcm->name, "FM801");
723 chip->pcm = pcm;
724
725 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
726 snd_dma_pci_data(chip->pci),
727 chip->multichannel ? 128*1024 : 64*1024, 128*1024);
728
e36e3b86
TI		 729 err = snd_pcm_add_chmap_ctls(pcm, SNDRV_PCM_STREAM_PLAYBACK,
730 snd_pcm_alt_chmaps,
731 chip->multichannel ? 6 : 2, 0,
732 NULL);
733 if (err < 0)
734 return err;
735
1da177e4
LT		 736 if (rpcm)
737 *rpcm = pcm;
738 return 0;
739}
740
741/*
742 * TEA5757 radio
743 */
744
fdb62b50 745#ifdef CONFIG_SND_FM801_TEA575X_BOOL
1da177e4 746
938a1566
OZ		 747/* GPIO to TEA575x maps */
748struct snd_fm801_tea575x_gpio {
749 u8 data, clk, wren, most;
d7ba858a 750 char *name;
938a1566 751};
1da177e4 752
938a1566 753static struct snd_fm801_tea575x_gpio snd_fm801_tea575x_gpios[] = {
d7ba858a
OZ		 754 { .data = 1, .clk = 3, .wren = 2, .most = 0, .name = "SF256-PCS" },
755 { .data = 1, .clk = 0, .wren = 2, .most = 3, .name = "SF256-PCP" },
756 { .data = 2, .clk = 0, .wren = 1, .most = 3, .name = "SF64-PCR" },
938a1566 757};
1da177e4 758
8e699d2c
TI		 759#define get_tea575x_gpio(chip) \
760 (&snd_fm801_tea575x_gpios[((chip)->tea575x_tuner & TUNER_TYPE_MASK) - 1])
761
938a1566 762static void snd_fm801_tea575x_set_pins(struct snd_tea575x *tea, u8 pins)
1da177e4 763{
a5f22156 764 struct fm801 *chip = tea->private_data;
215dacc2 765 unsigned short reg = fm801_readw(chip, GPIO_CTRL);
8e699d2c 766 struct snd_fm801_tea575x_gpio gpio = *get_tea575x_gpio(chip);
1da177e4 767
938a1566
OZ		 768 reg &= ~(FM801_GPIO_GP(gpio.data) |
769 FM801_GPIO_GP(gpio.clk) |
770 FM801_GPIO_GP(gpio.wren));
1da177e4 771
938a1566
OZ		 772 reg |= (pins & TEA575X_DATA) ? FM801_GPIO_GP(gpio.data) : 0;
773 reg |= (pins & TEA575X_CLK) ? FM801_GPIO_GP(gpio.clk) : 0;
774 /* WRITE_ENABLE is inverted */
775 reg |= (pins & TEA575X_WREN) ? 0 : FM801_GPIO_GP(gpio.wren);
1da177e4 776
215dacc2 777 fm801_writew(chip, GPIO_CTRL, reg);
1da177e4
LT		 778}
779
938a1566 780static u8 snd_fm801_tea575x_get_pins(struct snd_tea575x *tea)
1da177e4 781{
a5f22156 782 struct fm801 *chip = tea->private_data;
215dacc2 783 unsigned short reg = fm801_readw(chip, GPIO_CTRL);
8e699d2c 784 struct snd_fm801_tea575x_gpio gpio = *get_tea575x_gpio(chip);
effded75
DC		 785 u8 ret;
786
787 ret = 0;
788 if (reg & FM801_GPIO_GP(gpio.data))
789 ret |= TEA575X_DATA;
790 if (reg & FM801_GPIO_GP(gpio.most))
791 ret |= TEA575X_MOST;
792 return ret;
1da177e4
LT		 793}
794
938a1566 795static void snd_fm801_tea575x_set_direction(struct snd_tea575x *tea, bool output)
1da177e4 796{
a5f22156 797 struct fm801 *chip = tea->private_data;
215dacc2 798 unsigned short reg = fm801_readw(chip, GPIO_CTRL);
8e699d2c 799 struct snd_fm801_tea575x_gpio gpio = *get_tea575x_gpio(chip);
1da177e4 800
1da177e4 801 /* use GPIO lines and set write enable bit */
938a1566
OZ		 802 reg |= FM801_GPIO_GS(gpio.data) |
803 FM801_GPIO_GS(gpio.wren) |
804 FM801_GPIO_GS(gpio.clk) |
805 FM801_GPIO_GS(gpio.most);
806 if (output) {
807 /* all of lines are in the write direction */
808 /* clear data and clock lines */
809 reg &= ~(FM801_GPIO_GD(gpio.data) |
810 FM801_GPIO_GD(gpio.wren) |
811 FM801_GPIO_GD(gpio.clk) |
812 FM801_GPIO_GP(gpio.data) |
813 FM801_GPIO_GP(gpio.clk) |
814 FM801_GPIO_GP(gpio.wren));
815 } else {
816 /* use GPIO lines, set data direction to input */
817 reg |= FM801_GPIO_GD(gpio.data) |
818 FM801_GPIO_GD(gpio.most) |
819 FM801_GPIO_GP(gpio.data) |
820 FM801_GPIO_GP(gpio.most) |
821 FM801_GPIO_GP(gpio.wren);
822 /* all of lines are in the write direction, except data */
823 /* clear data, write enable and clock lines */
824 reg &= ~(FM801_GPIO_GD(gpio.wren) |
825 FM801_GPIO_GD(gpio.clk) |
826 FM801_GPIO_GP(gpio.clk));
1da177e4
LT		 827 }
828
215dacc2 829 fm801_writew(chip, GPIO_CTRL, reg);
69252128
AS		 830}
831
938a1566
OZ		 832static struct snd_tea575x_ops snd_fm801_tea_ops = {
833 .set_pins = snd_fm801_tea575x_set_pins,
834 .get_pins = snd_fm801_tea575x_get_pins,
835 .set_direction = snd_fm801_tea575x_set_direction,
1da177e4
LT		 836};
837#endif
838
839/*
840 * Mixer routines
841 */
842
843#define FM801_SINGLE(xname, reg, shift, mask, invert) \
844{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .info = snd_fm801_info_single, \
845 .get = snd_fm801_get_single, .put = snd_fm801_put_single, \
846 .private_value = reg | (shift << 8) | (mask << 16) | (invert << 24) }
847
a5f22156
TI		 848static int snd_fm801_info_single(struct snd_kcontrol *kcontrol,
849 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 850{
851 int mask = (kcontrol->private_value >> 16) & 0xff;
852
853 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
854 uinfo->count = 1;
855 uinfo->value.integer.min = 0;
856 uinfo->value.integer.max = mask;
857 return 0;
858}
859
a5f22156
TI		 860static int snd_fm801_get_single(struct snd_kcontrol *kcontrol,
861 struct snd_ctl_elem_value *ucontrol)
1da177e4 862{
a5f22156 863 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 864 int reg = kcontrol->private_value & 0xff;
865 int shift = (kcontrol->private_value >> 8) & 0xff;
866 int mask = (kcontrol->private_value >> 16) & 0xff;
867 int invert = (kcontrol->private_value >> 24) & 0xff;
868
869 ucontrol->value.integer.value[0] = (inw(chip->port + reg) >> shift) & mask;
870 if (invert)
871 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
872 return 0;
873}
874
a5f22156
TI		 875static int snd_fm801_put_single(struct snd_kcontrol *kcontrol,
876 struct snd_ctl_elem_value *ucontrol)
1da177e4 877{
a5f22156 878 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 879 int reg = kcontrol->private_value & 0xff;
880 int shift = (kcontrol->private_value >> 8) & 0xff;
881 int mask = (kcontrol->private_value >> 16) & 0xff;
882 int invert = (kcontrol->private_value >> 24) & 0xff;
883 unsigned short val;
884
885 val = (ucontrol->value.integer.value[0] & mask);
886 if (invert)
887 val = mask - val;
888 return snd_fm801_update_bits(chip, reg, mask << shift, val << shift);
889}
890
891#define FM801_DOUBLE(xname, reg, shift_left, shift_right, mask, invert) \
892{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .info = snd_fm801_info_double, \
893 .get = snd_fm801_get_double, .put = snd_fm801_put_double, \
894 .private_value = reg | (shift_left << 8) | (shift_right << 12) | (mask << 16) | (invert << 24) }
666c70ff
TI		 895#define FM801_DOUBLE_TLV(xname, reg, shift_left, shift_right, mask, invert, xtlv) \
896{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
897 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_TLV_READ, \
898 .name = xname, .info = snd_fm801_info_double, \
899 .get = snd_fm801_get_double, .put = snd_fm801_put_double, \
900 .private_value = reg | (shift_left << 8) | (shift_right << 12) | (mask << 16) | (invert << 24), \
901 .tlv = { .p = (xtlv) } }
1da177e4 902
a5f22156
TI		 903static int snd_fm801_info_double(struct snd_kcontrol *kcontrol,
904 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 905{
906 int mask = (kcontrol->private_value >> 16) & 0xff;
907
908 uinfo->type = mask == 1 ? SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
909 uinfo->count = 2;
910 uinfo->value.integer.min = 0;
911 uinfo->value.integer.max = mask;
912 return 0;
913}
914
a5f22156
TI		 915static int snd_fm801_get_double(struct snd_kcontrol *kcontrol,
916 struct snd_ctl_elem_value *ucontrol)
1da177e4 917{
a5f22156 918 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 919 int reg = kcontrol->private_value & 0xff;
920 int shift_left = (kcontrol->private_value >> 8) & 0x0f;
921 int shift_right = (kcontrol->private_value >> 12) & 0x0f;
922 int mask = (kcontrol->private_value >> 16) & 0xff;
923 int invert = (kcontrol->private_value >> 24) & 0xff;
924
925 spin_lock_irq(&chip->reg_lock);
926 ucontrol->value.integer.value[0] = (inw(chip->port + reg) >> shift_left) & mask;
927 ucontrol->value.integer.value[1] = (inw(chip->port + reg) >> shift_right) & mask;
928 spin_unlock_irq(&chip->reg_lock);
929 if (invert) {
930 ucontrol->value.integer.value[0] = mask - ucontrol->value.integer.value[0];
931 ucontrol->value.integer.value[1] = mask - ucontrol->value.integer.value[1];
932 }
933 return 0;
934}
935
a5f22156
TI		 936static int snd_fm801_put_double(struct snd_kcontrol *kcontrol,
937 struct snd_ctl_elem_value *ucontrol)
1da177e4 938{
a5f22156 939 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 940 int reg = kcontrol->private_value & 0xff;
941 int shift_left = (kcontrol->private_value >> 8) & 0x0f;
942 int shift_right = (kcontrol->private_value >> 12) & 0x0f;
943 int mask = (kcontrol->private_value >> 16) & 0xff;
944 int invert = (kcontrol->private_value >> 24) & 0xff;
945 unsigned short val1, val2;
946
947 val1 = ucontrol->value.integer.value[0] & mask;
948 val2 = ucontrol->value.integer.value[1] & mask;
949 if (invert) {
950 val1 = mask - val1;
951 val2 = mask - val2;
952 }
953 return snd_fm801_update_bits(chip, reg,
954 (mask << shift_left) | (mask << shift_right),
955 (val1 << shift_left ) | (val2 << shift_right));
956}
957
a5f22156
TI		 958static int snd_fm801_info_mux(struct snd_kcontrol *kcontrol,
959 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 960{
961 static char *texts[5] = {
962 "AC97 Primary", "FM", "I2S", "PCM", "AC97 Secondary"
963 };
964
965 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
966 uinfo->count = 1;
967 uinfo->value.enumerated.items = 5;
968 if (uinfo->value.enumerated.item > 4)
969 uinfo->value.enumerated.item = 4;
970 strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
971 return 0;
972}
973
a5f22156
TI		 974static int snd_fm801_get_mux(struct snd_kcontrol *kcontrol,
975 struct snd_ctl_elem_value *ucontrol)
1da177e4 976{
a5f22156 977 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 978 unsigned short val;
979
215dacc2 980 val = fm801_readw(chip, REC_SRC) & 7;
1da177e4
LT		 981 if (val > 4)
982 val = 4;
983 ucontrol->value.enumerated.item[0] = val;
984 return 0;
985}
986
a5f22156
TI		 987static int snd_fm801_put_mux(struct snd_kcontrol *kcontrol,
988 struct snd_ctl_elem_value *ucontrol)
1da177e4 989{
a5f22156 990 struct fm801 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 991 unsigned short val;
992
993 if ((val = ucontrol->value.enumerated.item[0]) > 4)
994 return -EINVAL;
995 return snd_fm801_update_bits(chip, FM801_REC_SRC, 7, val);
996}
997
0cb29ea0 998static const DECLARE_TLV_DB_SCALE(db_scale_dsp, -3450, 150, 0);
666c70ff 999
a5f22156 1000#define FM801_CONTROLS ARRAY_SIZE(snd_fm801_controls)
1da177e4 1001
e23e7a14 1002static struct snd_kcontrol_new snd_fm801_controls[] = {
666c70ff
TI		 1003FM801_DOUBLE_TLV("Wave Playback Volume", FM801_PCM_VOL, 0, 8, 31, 1,
1004 db_scale_dsp),
1da177e4 1005FM801_SINGLE("Wave Playback Switch", FM801_PCM_VOL, 15, 1, 1),
666c70ff
TI		 1006FM801_DOUBLE_TLV("I2S Playback Volume", FM801_I2S_VOL, 0, 8, 31, 1,
1007 db_scale_dsp),
1da177e4 1008FM801_SINGLE("I2S Playback Switch", FM801_I2S_VOL, 15, 1, 1),
666c70ff
TI		 1009FM801_DOUBLE_TLV("FM Playback Volume", FM801_FM_VOL, 0, 8, 31, 1,
1010 db_scale_dsp),
1da177e4
LT		 1011FM801_SINGLE("FM Playback Switch", FM801_FM_VOL, 15, 1, 1),
1012{
1013 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1014 .name = "Digital Capture Source",
1015 .info = snd_fm801_info_mux,
1016 .get = snd_fm801_get_mux,
1017 .put = snd_fm801_put_mux,
1018}
1019};
1020
a5f22156 1021#define FM801_CONTROLS_MULTI ARRAY_SIZE(snd_fm801_controls_multi)
1da177e4 1022
e23e7a14 1023static struct snd_kcontrol_new snd_fm801_controls_multi[] = {
1da177e4
LT		 1024FM801_SINGLE("AC97 2ch->4ch Copy Switch", FM801_CODEC_CTRL, 7, 1, 0),
1025FM801_SINGLE("AC97 18-bit Switch", FM801_CODEC_CTRL, 10, 1, 0),
10e8d78a
CL		 1026FM801_SINGLE(SNDRV_CTL_NAME_IEC958("",CAPTURE,SWITCH), FM801_I2S_MODE, 8, 1, 0),
1027FM801_SINGLE(SNDRV_CTL_NAME_IEC958("Raw Data ",PLAYBACK,SWITCH), FM801_I2S_MODE, 9, 1, 0),
1028FM801_SINGLE(SNDRV_CTL_NAME_IEC958("Raw Data ",CAPTURE,SWITCH), FM801_I2S_MODE, 10, 1, 0),
1029FM801_SINGLE(SNDRV_CTL_NAME_IEC958("",PLAYBACK,SWITCH), FM801_GEN_CTRL, 2, 1, 0),
1da177e4
LT		 1030};
1031
a5f22156 1032static void snd_fm801_mixer_free_ac97_bus(struct snd_ac97_bus *bus)
1da177e4 1033{
a5f22156 1034 struct fm801 *chip = bus->private_data;
1da177e4
LT		 1035 chip->ac97_bus = NULL;
1036}
1037
a5f22156 1038static void snd_fm801_mixer_free_ac97(struct snd_ac97 *ac97)
1da177e4 1039{
a5f22156 1040 struct fm801 *chip = ac97->private_data;
1da177e4
LT		 1041 if (ac97->num == 0) {
1042 chip->ac97 = NULL;
1043 } else {
1044 chip->ac97_sec = NULL;
1045 }
1046}
1047
e23e7a14 1048static int snd_fm801_mixer(struct fm801 *chip)
1da177e4 1049{
a5f22156 1050 struct snd_ac97_template ac97;
1da177e4
LT		 1051 unsigned int i;
1052 int err;
a5f22156 1053 static struct snd_ac97_bus_ops ops = {
1da177e4
LT		 1054 .write = snd_fm801_codec_write,
1055 .read = snd_fm801_codec_read,
1056 };
1057
1058 if ((err = snd_ac97_bus(chip->card, 0, &ops, chip, &chip->ac97_bus)) < 0)
1059 return err;
1060 chip->ac97_bus->private_free = snd_fm801_mixer_free_ac97_bus;
1061
1062 memset(&ac97, 0, sizeof(ac97));
1063 ac97.private_data = chip;
1064 ac97.private_free = snd_fm801_mixer_free_ac97;
1065 if ((err = snd_ac97_mixer(chip->ac97_bus, &ac97, &chip->ac97)) < 0)
1066 return err;
1067 if (chip->secondary) {
1068 ac97.num = 1;
1069 ac97.addr = chip->secondary_addr;
1070 if ((err = snd_ac97_mixer(chip->ac97_bus, &ac97, &chip->ac97_sec)) < 0)
1071 return err;
1072 }
1073 for (i = 0; i < FM801_CONTROLS; i++)
1074 snd_ctl_add(chip->card, snd_ctl_new1(&snd_fm801_controls[i], chip));
1075 if (chip->multichannel) {
1076 for (i = 0; i < FM801_CONTROLS_MULTI; i++)
1077 snd_ctl_add(chip->card, snd_ctl_new1(&snd_fm801_controls_multi[i], chip));
1078 }
1079 return 0;
1080}
1081
1082/*
1083 * initialization routines
1084 */
1085
b1e9ed26
TI		 1086static int wait_for_codec(struct fm801 *chip, unsigned int codec_id,
1087 unsigned short reg, unsigned long waits)
1088{
1089 unsigned long timeout = jiffies + waits;
1090
215dacc2
AS		 1091 fm801_writew(chip, AC97_CMD,
1092 reg | (codec_id << FM801_AC97_ADDR_SHIFT) | FM801_AC97_READ);
b1e9ed26
TI		 1093 udelay(5);
1094 do {
215dacc2
AS		 1095 if ((fm801_readw(chip, AC97_CMD) &
1096 (FM801_AC97_VALID | FM801_AC97_BUSY)) == FM801_AC97_VALID)
b1e9ed26
TI		 1097 return 0;
1098 schedule_timeout_uninterruptible(1);
1099 } while (time_after(timeout, jiffies));
1100 return -EIO;
1101}
1102
1103static int snd_fm801_chip_init(struct fm801 *chip, int resume)
1104{
b1e9ed26
TI		 1105 unsigned short cmdw;
1106
fb716c0b 1107 if (chip->tea575x_tuner & TUNER_ONLY)
e0a5d82a
AS		 1108 goto __ac97_ok;
1109
b1e9ed26 1110 /* codec cold reset + AC'97 warm reset */
215dacc2
AS		 1111 fm801_writew(chip, CODEC_CTRL, (1 << 5) | (1 << 6));
1112 fm801_readw(chip, CODEC_CTRL); /* flush posting data */
b1e9ed26 1113 udelay(100);
215dacc2 1114 fm801_writew(chip, CODEC_CTRL, 0);
b1e9ed26 1115
fb716c0b
OZ		 1116 if (wait_for_codec(chip, 0, AC97_RESET, msecs_to_jiffies(750)) < 0)
1117 if (!resume) {
9c7f9abf
TI		 1118 dev_info(chip->card->dev,
1119 "Primary AC'97 codec not found, assume SF64-PCR (tuner-only)\n");
fb716c0b
OZ		 1120 chip->tea575x_tuner = 3 | TUNER_ONLY;
1121 goto __ac97_ok;
1122 }
b1e9ed26
TI		 1123
1124 if (chip->multichannel) {
1125 if (chip->secondary_addr) {
1126 wait_for_codec(chip, chip->secondary_addr,
1127 AC97_VENDOR_ID1, msecs_to_jiffies(50));
1128 } else {
1129 /* my card has the secondary codec */
1130 /* at address #3, so the loop is inverted */
58e4334e
HH		 1131 int i;
1132 for (i = 3; i > 0; i--) {
1133 if (!wait_for_codec(chip, i, AC97_VENDOR_ID1,
b1e9ed26 1134 msecs_to_jiffies(50))) {
215dacc2 1135 cmdw = fm801_readw(chip, AC97_DATA);
b1e9ed26
TI		 1136 if (cmdw != 0xffff && cmdw != 0) {
1137 chip->secondary = 1;
58e4334e 1138 chip->secondary_addr = i;
b1e9ed26
TI		 1139 break;
1140 }
1141 }
1142 }
1143 }
1144
1145 /* the recovery phase, it seems that probing for non-existing codec might */
1146 /* cause timeout problems */
1147 wait_for_codec(chip, 0, AC97_VENDOR_ID1, msecs_to_jiffies(750));
1148 }
1149
6bbe13ec
JK		 1150 __ac97_ok:
1151
b1e9ed26 1152 /* init volume */
215dacc2
AS		 1153 fm801_writew(chip, PCM_VOL, 0x0808);
1154 fm801_writew(chip, FM_VOL, 0x9f1f);
1155 fm801_writew(chip, I2S_VOL, 0x8808);
b1e9ed26
TI		 1156
1157 /* I2S control - I2S mode */
215dacc2 1158 fm801_writew(chip, I2S_MODE, 0x0003);
b1e9ed26 1159
6bbe13ec 1160 /* interrupt setup */
215dacc2 1161 cmdw = fm801_readw(chip, IRQ_MASK);
6bbe13ec
JK		 1162 if (chip->irq < 0)
1163 cmdw |= 0x00c3; /* mask everything, no PCM nor MPU */
1164 else
1165 cmdw &= ~0x0083; /* unmask MPU, PLAYBACK & CAPTURE */
215dacc2 1166 fm801_writew(chip, IRQ_MASK, cmdw);
b1e9ed26
TI		 1167
1168 /* interrupt clear */
215dacc2
AS		 1169 fm801_writew(chip, IRQ_STATUS,
1170 FM801_IRQ_PLAYBACK | FM801_IRQ_CAPTURE | FM801_IRQ_MPU);
b1e9ed26
TI		 1171
1172 return 0;
1173}
1174
1175
a5f22156 1176static int snd_fm801_free(struct fm801 *chip)
1da177e4
LT		 1177{
1178 unsigned short cmdw;
1179
1180 if (chip->irq < 0)
1181 goto __end_hw;
1182
1183 /* interrupt setup - mask everything */
215dacc2 1184 cmdw = fm801_readw(chip, IRQ_MASK);
1da177e4 1185 cmdw |= 0x00c3;
215dacc2 1186 fm801_writew(chip, IRQ_MASK, cmdw);
1da177e4
LT		 1187
1188 __end_hw:
fdb62b50 1189#ifdef CONFIG_SND_FM801_TEA575X_BOOL
d4ecc83b 1190 if (!(chip->tea575x_tuner & TUNER_DISABLED)) {
c37279b9 1191 snd_tea575x_exit(&chip->tea);
d4ecc83b
HV		 1192 v4l2_device_unregister(&chip->v4l2_dev);
1193 }
1da177e4
LT		 1194#endif
1195 if (chip->irq >= 0)
a5f22156 1196 free_irq(chip->irq, chip);
1da177e4
LT		 1197 pci_release_regions(chip->pci);
1198 pci_disable_device(chip->pci);
1199
1200 kfree(chip);
1201 return 0;
1202}
1203
a5f22156 1204static int snd_fm801_dev_free(struct snd_device *device)
1da177e4 1205{
a5f22156 1206 struct fm801 *chip = device->device_data;
1da177e4
LT		 1207 return snd_fm801_free(chip);
1208}
1209
e23e7a14
BP		 1210static int snd_fm801_create(struct snd_card *card,
1211 struct pci_dev *pci,
1212 int tea575x_tuner,
1213 int radio_nr,
1214 struct fm801 **rchip)
1da177e4 1215{
a5f22156 1216 struct fm801 *chip;
1da177e4 1217 int err;
a5f22156 1218 static struct snd_device_ops ops = {
1da177e4
LT		 1219 .dev_free = snd_fm801_dev_free,
1220 };
1221
1222 *rchip = NULL;
1223 if ((err = pci_enable_device(pci)) < 0)
1224 return err;
e560d8d8 1225 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
1da177e4
LT		 1226 if (chip == NULL) {
1227 pci_disable_device(pci);
1228 return -ENOMEM;
1229 }
1230 spin_lock_init(&chip->reg_lock);
1231 chip->card = card;
1232 chip->pci = pci;
1233 chip->irq = -1;
6bbe13ec 1234 chip->tea575x_tuner = tea575x_tuner;
1da177e4
LT		 1235 if ((err = pci_request_regions(pci, "FM801")) < 0) {
1236 kfree(chip);
1237 pci_disable_device(pci);
1238 return err;
1239 }
1240 chip->port = pci_resource_start(pci, 0);
fb716c0b 1241 if ((tea575x_tuner & TUNER_ONLY) == 0) {
437a5a46 1242 if (request_irq(pci->irq, snd_fm801_interrupt, IRQF_SHARED,
934c2b6d 1243 KBUILD_MODNAME, chip)) {
9c7f9abf 1244 dev_err(card->dev, "unable to grab IRQ %d\n", chip->irq);
6bbe13ec
JK		 1245 snd_fm801_free(chip);
1246 return -EBUSY;
1247 }
1248 chip->irq = pci->irq;
1249 pci_set_master(pci);
1da177e4 1250 }
1da177e4 1251
44c10138 1252 if (pci->revision >= 0xb1) /* FM801-AU */
1da177e4
LT		 1253 chip->multichannel = 1;
1254
b1e9ed26 1255 snd_fm801_chip_init(chip, 0);
fb716c0b
OZ		 1256 /* init might set tuner access method */
1257 tea575x_tuner = chip->tea575x_tuner;
1258
1259 if (chip->irq >= 0 && (tea575x_tuner & TUNER_ONLY)) {
1260 pci_clear_master(pci);
1261 free_irq(chip->irq, chip);
1262 chip->irq = -1;
1263 }
1da177e4
LT		 1264
1265 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
1266 snd_fm801_free(chip);
1267 return err;
1268 }
1269
fdb62b50 1270#ifdef CONFIG_SND_FM801_TEA575X_BOOL
d4ecc83b
HV		 1271 err = v4l2_device_register(&pci->dev, &chip->v4l2_dev);
1272 if (err < 0) {
1273 snd_fm801_free(chip);
1274 return err;
1275 }
1276 chip->tea.v4l2_dev = &chip->v4l2_dev;
1277 chip->tea.radio_nr = radio_nr;
d7ba858a
OZ		 1278 chip->tea.private_data = chip;
1279 chip->tea.ops = &snd_fm801_tea_ops;
10ca7201 1280 sprintf(chip->tea.bus_info, "PCI:%s", pci_name(pci));
fb716c0b
OZ		 1281 if ((tea575x_tuner & TUNER_TYPE_MASK) > 0 &&
1282 (tea575x_tuner & TUNER_TYPE_MASK) < 4) {
5daf53a6 1283 if (snd_tea575x_init(&chip->tea, THIS_MODULE)) {
9c7f9abf 1284 dev_err(card->dev, "TEA575x radio not found\n");
d4ecc83b 1285 snd_fm801_free(chip);
96760015
DC		 1286 return -ENODEV;
1287 }
1288 } else if ((tea575x_tuner & TUNER_TYPE_MASK) == 0) {
d7ba858a
OZ		 1289 /* autodetect tuner connection */
1290 for (tea575x_tuner = 1; tea575x_tuner <= 3; tea575x_tuner++) {
1291 chip->tea575x_tuner = tea575x_tuner;
5daf53a6 1292 if (!snd_tea575x_init(&chip->tea, THIS_MODULE)) {
9c7f9abf
TI		 1293 dev_info(card->dev,
1294 "detected TEA575x radio type %s\n",
8e699d2c 1295 get_tea575x_gpio(chip)->name);
d7ba858a
OZ		 1296 break;
1297 }
1298 }
96760015 1299 if (tea575x_tuner == 4) {
9c7f9abf 1300 dev_err(card->dev, "TEA575x radio not found\n");
c37279b9 1301 chip->tea575x_tuner = TUNER_DISABLED;
96760015
DC		 1302 }
1303 }
c37279b9 1304 if (!(chip->tea575x_tuner & TUNER_DISABLED)) {
8e699d2c 1305 strlcpy(chip->tea.card, get_tea575x_gpio(chip)->name,
c37279b9
BH		 1306 sizeof(chip->tea.card));
1307 }
1da177e4
LT		 1308#endif
1309
1310 *rchip = chip;
1311 return 0;
1312}
1313
e23e7a14
BP		 1314static int snd_card_fm801_probe(struct pci_dev *pci,
1315 const struct pci_device_id *pci_id)
1da177e4
LT		 1316{
1317 static int dev;
a5f22156
TI		 1318 struct snd_card *card;
1319 struct fm801 *chip;
1320 struct snd_opl3 *opl3;
1da177e4
LT		 1321 int err;
1322
1323 if (dev >= SNDRV_CARDS)
1324 return -ENODEV;
1325 if (!enable[dev]) {
1326 dev++;
1327 return -ENOENT;
1328 }
1329
60c5772b
TI		 1330 err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
1331 0, &card);
e58de7ba
TI		 1332 if (err < 0)
1333 return err;
d4ecc83b 1334 if ((err = snd_fm801_create(card, pci, tea575x_tuner[dev], radio_nr[dev], &chip)) < 0) {
1da177e4
LT		 1335 snd_card_free(card);
1336 return err;
1337 }
b1e9ed26 1338 card->private_data = chip;
1da177e4
LT		 1339
1340 strcpy(card->driver, "FM801");
1341 strcpy(card->shortname, "ForteMedia FM801-");
1342 strcat(card->shortname, chip->multichannel ? "AU" : "AS");
1343 sprintf(card->longname, "%s at 0x%lx, irq %i",
1344 card->shortname, chip->port, chip->irq);
1345
fb716c0b 1346 if (chip->tea575x_tuner & TUNER_ONLY)
e0a5d82a
AS		 1347 goto __fm801_tuner_only;
1348
1da177e4
LT		 1349 if ((err = snd_fm801_pcm(chip, 0, NULL)) < 0) {
1350 snd_card_free(card);
1351 return err;
1352 }
1353 if ((err = snd_fm801_mixer(chip)) < 0) {
1354 snd_card_free(card);
1355 return err;
1356 }
1357 if ((err = snd_mpu401_uart_new(card, 0, MPU401_HW_FM801,
215dacc2 1358 chip->port + FM801_MPU401_DATA,
dba8b469
CL		 1359 MPU401_INFO_INTEGRATED |
1360 MPU401_INFO_IRQ_HOOK,
1361 -1, &chip->rmidi)) < 0) {
1da177e4
LT		 1362 snd_card_free(card);
1363 return err;
1364 }
215dacc2
AS		 1365 if ((err = snd_opl3_create(card, chip->port + FM801_OPL3_BANK0,
1366 chip->port + FM801_OPL3_BANK1,
1da177e4
LT		 1367 OPL3_HW_OPL3_FM801, 1, &opl3)) < 0) {
1368 snd_card_free(card);
1369 return err;
1370 }
1371 if ((err = snd_opl3_hwdep_new(opl3, 0, 1, NULL)) < 0) {
1372 snd_card_free(card);
1373 return err;
1374 }
1375
e0a5d82a 1376 __fm801_tuner_only:
1da177e4
LT		 1377 if ((err = snd_card_register(card)) < 0) {
1378 snd_card_free(card);
1379 return err;
1380 }
1381 pci_set_drvdata(pci, card);
1382 dev++;
1383 return 0;
1384}
1385
e23e7a14 1386static void snd_card_fm801_remove(struct pci_dev *pci)
1da177e4
LT		 1387{
1388 snd_card_free(pci_get_drvdata(pci));
1da177e4
LT		 1389}
1390
c7561cd8 1391#ifdef CONFIG_PM_SLEEP
b1e9ed26
TI		 1392static unsigned char saved_regs[] = {
1393 FM801_PCM_VOL, FM801_I2S_VOL, FM801_FM_VOL, FM801_REC_SRC,
1394 FM801_PLY_CTRL, FM801_PLY_COUNT, FM801_PLY_BUF1, FM801_PLY_BUF2,
1395 FM801_CAP_CTRL, FM801_CAP_COUNT, FM801_CAP_BUF1, FM801_CAP_BUF2,
1396 FM801_CODEC_CTRL, FM801_I2S_MODE, FM801_VOLUME, FM801_GEN_CTRL,
1397};
1398
68cb2b55 1399static int snd_fm801_suspend(struct device *dev)
b1e9ed26 1400{
68cb2b55
TI		 1401 struct pci_dev *pci = to_pci_dev(dev);
1402 struct snd_card *card = dev_get_drvdata(dev);
b1e9ed26
TI		 1403 struct fm801 *chip = card->private_data;
1404 int i;
1405
1406 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
1407 snd_pcm_suspend_all(chip->pcm);
1408 snd_ac97_suspend(chip->ac97);
1409 snd_ac97_suspend(chip->ac97_sec);
1410 for (i = 0; i < ARRAY_SIZE(saved_regs); i++)
1411 chip->saved_regs[i] = inw(chip->port + saved_regs[i]);
1412 /* FIXME: tea575x suspend */
1413
b1e9ed26
TI		 1414 pci_disable_device(pci);
1415 pci_save_state(pci);
68cb2b55 1416 pci_set_power_state(pci, PCI_D3hot);
b1e9ed26
TI		 1417 return 0;
1418}
1419
68cb2b55 1420static int snd_fm801_resume(struct device *dev)
b1e9ed26 1421{
68cb2b55
TI		 1422 struct pci_dev *pci = to_pci_dev(dev);
1423 struct snd_card *card = dev_get_drvdata(dev);
b1e9ed26
TI		 1424 struct fm801 *chip = card->private_data;
1425 int i;
1426
b1e9ed26 1427 pci_set_power_state(pci, PCI_D0);
30b35399
TI		 1428 pci_restore_state(pci);
1429 if (pci_enable_device(pci) < 0) {
9c7f9abf 1430 dev_err(dev, "pci_enable_device failed, disabling device\n");
30b35399
TI		 1431 snd_card_disconnect(card);
1432 return -EIO;
1433 }
b1e9ed26
TI		 1434 pci_set_master(pci);
1435
1436 snd_fm801_chip_init(chip, 1);
1437 snd_ac97_resume(chip->ac97);
1438 snd_ac97_resume(chip->ac97_sec);
1439 for (i = 0; i < ARRAY_SIZE(saved_regs); i++)
1440 outw(chip->saved_regs[i], chip->port + saved_regs[i]);
1441
1442 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1443 return 0;
1444}
68cb2b55
TI		 1445
1446static SIMPLE_DEV_PM_OPS(snd_fm801_pm, snd_fm801_suspend, snd_fm801_resume);
1447#define SND_FM801_PM_OPS &snd_fm801_pm
1448#else
1449#define SND_FM801_PM_OPS NULL
c7561cd8 1450#endif /* CONFIG_PM_SLEEP */
b1e9ed26 1451
e9f66d9b 1452static struct pci_driver fm801_driver = {
3733e424 1453 .name = KBUILD_MODNAME,
1da177e4
LT		 1454 .id_table = snd_fm801_ids,
1455 .probe = snd_card_fm801_probe,
e23e7a14 1456 .remove = snd_card_fm801_remove,
68cb2b55
TI		 1457 .driver = {
1458 .pm = SND_FM801_PM_OPS,
1459 },
1da177e4
LT		 1460};
1461
e9f66d9b 1462module_pci_driver(fm801_driver);
Linux kernel - Deliverables
This page took 0.711489 seconds and 5 git commands to generate.