projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - bdl_pos_adj option to each instance
[deliverable/linux.git] / sound / pci / hda / hda_intel.c
CommitLineData
1da177e4
LT		 1/*
2 *
d01ce99f
TI		 3 * hda_intel.c - Implementation of primary alsa driver code base
4 * for Intel HD Audio.
1da177e4
LT		 5 *
6 * Copyright(c) 2004 Intel Corporation. All rights reserved.
7 *
8 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9 * PeiSen Hou <pshou@realtek.com.tw>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the Free
13 * Software Foundation; either version 2 of the License, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc., 59
23 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
24 *
25 * CONTACTS:
26 *
27 * Matt Jared matt.jared@intel.com
28 * Andy Kopp andy.kopp@intel.com
29 * Dan Kogan dan.d.kogan@intel.com
30 *
31 * CHANGES:
32 *
33 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
34 *
35 */
36
1da177e4
LT		 37#include <asm/io.h>
38#include <linux/delay.h>
39#include <linux/interrupt.h>
362775e2 40#include <linux/kernel.h>
1da177e4 41#include <linux/module.h>
24982c5f 42#include <linux/dma-mapping.h>
1da177e4
LT		 43#include <linux/moduleparam.h>
44#include <linux/init.h>
45#include <linux/slab.h>
46#include <linux/pci.h>
62932df8 47#include <linux/mutex.h>
1da177e4
LT		 48#include <sound/core.h>
49#include <sound/initval.h>
50#include "hda_codec.h"
51
52
5aba4f8e
TI		 53static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
54static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
55static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
56static char *model[SNDRV_CARDS];
57static int position_fix[SNDRV_CARDS];
555e219f 58static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = 1};
5aba4f8e 59static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
27346166 60static int single_cmd;
134a11f0 61static int enable_msi;
1da177e4 62
5aba4f8e 63module_param_array(index, int, NULL, 0444);
1da177e4 64MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
5aba4f8e 65module_param_array(id, charp, NULL, 0444);
1da177e4 66MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
5aba4f8e
TI		 67module_param_array(enable, bool, NULL, 0444);
68MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
69module_param_array(model, charp, NULL, 0444);
1da177e4 70MODULE_PARM_DESC(model, "Use the given board model.");
5aba4f8e 71module_param_array(position_fix, int, NULL, 0444);
d01ce99f 72MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
d2e1c973 73 "(0 = auto, 1 = none, 2 = POSBUF).");
555e219f
TI		 74module_param_array(bdl_pos_adj, int, NULL, 0644);
75MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
5aba4f8e 76module_param_array(probe_mask, int, NULL, 0444);
606ad75f 77MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
27346166 78module_param(single_cmd, bool, 0444);
d01ce99f
TI		 79MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
80 "(for debugging only).");
5aba4f8e 81module_param(enable_msi, int, 0444);
134a11f0 82MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
606ad75f 83
dee1b66c 84#ifdef CONFIG_SND_HDA_POWER_SAVE
cb53c626 85/* power_save option is defined in hda_codec.c */
1da177e4 86
dee1b66c
TI		 87/* reset the HD-audio controller in power save mode.
88 * this may give more power-saving, but will take longer time to
89 * wake up.
90 */
91static int power_save_controller = 1;
92module_param(power_save_controller, bool, 0644);
93MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
94#endif
95
1da177e4
LT		 96MODULE_LICENSE("GPL");
97MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
98 "{Intel, ICH6M},"
2f1b3818 99 "{Intel, ICH7},"
f5d40b30 100 "{Intel, ESB2},"
d2981393 101 "{Intel, ICH8},"
f9cc8a8b 102 "{Intel, ICH9},"
c34f5a04 103 "{Intel, ICH10},"
4979bca9 104 "{Intel, SCH},"
fc20a562 105 "{ATI, SB450},"
89be83f8 106 "{ATI, SB600},"
778b6e1b 107 "{ATI, RS600},"
5b15c95f 108 "{ATI, RS690},"
e6db1119
WL		 109 "{ATI, RS780},"
110 "{ATI, R600},"
2797f724
HRK		 111 "{ATI, RV630},"
112 "{ATI, RV610},"
27da1834
WL		 113 "{ATI, RV670},"
114 "{ATI, RV635},"
115 "{ATI, RV620},"
116 "{ATI, RV770},"
fc20a562 117 "{VIA, VT8251},"
47672310 118 "{VIA, VT8237A},"
07e4ca50
TI		 119 "{SiS, SIS966},"
120 "{ULI, M5461}}");
1da177e4
LT		 121MODULE_DESCRIPTION("Intel HDA driver");
122
123#define SFX "hda-intel: "
124
cb53c626 125
1da177e4
LT		 126/*
127 * registers
128 */
129#define ICH6_REG_GCAP 0x00
130#define ICH6_REG_VMIN 0x02
131#define ICH6_REG_VMAJ 0x03
132#define ICH6_REG_OUTPAY 0x04
133#define ICH6_REG_INPAY 0x06
134#define ICH6_REG_GCTL 0x08
135#define ICH6_REG_WAKEEN 0x0c
136#define ICH6_REG_STATESTS 0x0e
137#define ICH6_REG_GSTS 0x10
138#define ICH6_REG_INTCTL 0x20
139#define ICH6_REG_INTSTS 0x24
140#define ICH6_REG_WALCLK 0x30
141#define ICH6_REG_SYNC 0x34
142#define ICH6_REG_CORBLBASE 0x40
143#define ICH6_REG_CORBUBASE 0x44
144#define ICH6_REG_CORBWP 0x48
145#define ICH6_REG_CORBRP 0x4A
146#define ICH6_REG_CORBCTL 0x4c
147#define ICH6_REG_CORBSTS 0x4d
148#define ICH6_REG_CORBSIZE 0x4e
149
150#define ICH6_REG_RIRBLBASE 0x50
151#define ICH6_REG_RIRBUBASE 0x54
152#define ICH6_REG_RIRBWP 0x58
153#define ICH6_REG_RINTCNT 0x5a
154#define ICH6_REG_RIRBCTL 0x5c
155#define ICH6_REG_RIRBSTS 0x5d
156#define ICH6_REG_RIRBSIZE 0x5e
157
158#define ICH6_REG_IC 0x60
159#define ICH6_REG_IR 0x64
160#define ICH6_REG_IRS 0x68
161#define ICH6_IRS_VALID (1<<1)
162#define ICH6_IRS_BUSY (1<<0)
163
164#define ICH6_REG_DPLBASE 0x70
165#define ICH6_REG_DPUBASE 0x74
166#define ICH6_DPLBASE_ENABLE 0x1 /* Enable position buffer */
167
168/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
169enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };
170
171/* stream register offsets from stream base */
172#define ICH6_REG_SD_CTL 0x00
173#define ICH6_REG_SD_STS 0x03
174#define ICH6_REG_SD_LPIB 0x04
175#define ICH6_REG_SD_CBL 0x08
176#define ICH6_REG_SD_LVI 0x0c
177#define ICH6_REG_SD_FIFOW 0x0e
178#define ICH6_REG_SD_FIFOSIZE 0x10
179#define ICH6_REG_SD_FORMAT 0x12
180#define ICH6_REG_SD_BDLPL 0x18
181#define ICH6_REG_SD_BDLPU 0x1c
182
183/* PCI space */
184#define ICH6_PCIREG_TCSEL 0x44
185
186/*
187 * other constants
188 */
189
190/* max number of SDs */
07e4ca50 191/* ICH, ATI and VIA have 4 playback and 4 capture */
07e4ca50 192#define ICH6_NUM_CAPTURE 4
07e4ca50
TI		 193#define ICH6_NUM_PLAYBACK 4
194
195/* ULI has 6 playback and 5 capture */
07e4ca50 196#define ULI_NUM_CAPTURE 5
07e4ca50
TI		 197#define ULI_NUM_PLAYBACK 6
198
778b6e1b 199/* ATI HDMI has 1 playback and 0 capture */
778b6e1b 200#define ATIHDMI_NUM_CAPTURE 0
778b6e1b
FK		 201#define ATIHDMI_NUM_PLAYBACK 1
202
f269002e
KY		 203/* TERA has 4 playback and 3 capture */
204#define TERA_NUM_CAPTURE 3
205#define TERA_NUM_PLAYBACK 4
206
07e4ca50
TI		 207/* this number is statically defined for simplicity */
208#define MAX_AZX_DEV 16
209
1da177e4 210/* max number of fragments - we may use more if allocating more pages for BDL */
4ce107b9
TI		 211#define BDL_SIZE 4096
212#define AZX_MAX_BDL_ENTRIES (BDL_SIZE / 16)
213#define AZX_MAX_FRAG 32
1da177e4
LT		 214/* max buffer size - no h/w limit, you can increase as you like */
215#define AZX_MAX_BUF_SIZE (1024*1024*1024)
216/* max number of PCM devics per card */
7ba72ba1 217#define AZX_MAX_PCMS 8
1da177e4
LT		 218
219/* RIRB int mask: overrun[2], response[0] */
220#define RIRB_INT_RESPONSE 0x01
221#define RIRB_INT_OVERRUN 0x04
222#define RIRB_INT_MASK 0x05
223
224/* STATESTS int mask: SD2,SD1,SD0 */
19a982b6 225#define AZX_MAX_CODECS 3
1da177e4 226#define STATESTS_INT_MASK 0x07
1da177e4
LT		 227
228/* SD_CTL bits */
229#define SD_CTL_STREAM_RESET 0x01 /* stream reset bit */
230#define SD_CTL_DMA_START 0x02 /* stream DMA start bit */
850f0e52
TI		 231#define SD_CTL_STRIPE (3 << 16) /* stripe control */
232#define SD_CTL_TRAFFIC_PRIO (1 << 18) /* traffic priority */
233#define SD_CTL_DIR (1 << 19) /* bi-directional stream */
1da177e4
LT		 234#define SD_CTL_STREAM_TAG_MASK (0xf << 20)
235#define SD_CTL_STREAM_TAG_SHIFT 20
236
237/* SD_CTL and SD_STS */
238#define SD_INT_DESC_ERR 0x10 /* descriptor error interrupt */
239#define SD_INT_FIFO_ERR 0x08 /* FIFO error interrupt */
240#define SD_INT_COMPLETE 0x04 /* completion interrupt */
d01ce99f
TI		 241#define SD_INT_MASK (SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
242 SD_INT_COMPLETE)
1da177e4
LT		 243
244/* SD_STS */
245#define SD_STS_FIFO_READY 0x20 /* FIFO ready */
246
247/* INTCTL and INTSTS */
d01ce99f
TI		 248#define ICH6_INT_ALL_STREAM 0xff /* all stream interrupts */
249#define ICH6_INT_CTRL_EN 0x40000000 /* controller interrupt enable bit */
250#define ICH6_INT_GLOBAL_EN 0x80000000 /* global interrupt enable bit */
1da177e4 251
41e2fce4
M		 252/* GCTL unsolicited response enable bit */
253#define ICH6_GCTL_UREN (1<<8)
254
1da177e4
LT		 255/* GCTL reset bit */
256#define ICH6_GCTL_RESET (1<<0)
257
258/* CORB/RIRB control, read/write pointer */
259#define ICH6_RBCTL_DMA_EN 0x02 /* enable DMA */
260#define ICH6_RBCTL_IRQ_EN 0x01 /* enable IRQ */
261#define ICH6_RBRWP_CLR 0x8000 /* read/write pointer clear */
262/* below are so far hardcoded - should read registers in future */
263#define ICH6_MAX_CORB_ENTRIES 256
264#define ICH6_MAX_RIRB_ENTRIES 256
265
c74db86b
TI		 266/* position fix mode */
267enum {
0be3b5d3 268 POS_FIX_AUTO,
d2e1c973 269 POS_FIX_LPIB,
0be3b5d3 270 POS_FIX_POSBUF,
c74db86b 271};
1da177e4 272
f5d40b30 273/* Defines for ATI HD Audio support in SB450 south bridge */
f5d40b30
FL		 274#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
275#define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
276
da3fca21
V		 277/* Defines for Nvidia HDA support */
278#define NVIDIA_HDA_TRANSREG_ADDR 0x4e
279#define NVIDIA_HDA_ENABLE_COHBITS 0x0f
f5d40b30 280
90a5ad52
TI		 281/* Defines for Intel SCH HDA snoop control */
282#define INTEL_SCH_HDA_DEVC 0x78
283#define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
284
285
1da177e4
LT		 286/*
287 */
288
a98f90fd 289struct azx_dev {
4ce107b9 290 struct snd_dma_buffer bdl; /* BDL buffer */
d01ce99f 291 u32 *posbuf; /* position buffer pointer */
1da177e4 292
d01ce99f 293 unsigned int bufsize; /* size of the play buffer in bytes */
9ad593f6 294 unsigned int period_bytes; /* size of the period in bytes */
d01ce99f
TI		 295 unsigned int frags; /* number for period in the play buffer */
296 unsigned int fifo_size; /* FIFO size */
1da177e4 297
d01ce99f 298 void __iomem *sd_addr; /* stream descriptor pointer */
1da177e4 299
d01ce99f 300 u32 sd_int_sta_mask; /* stream int status mask */
1da177e4
LT		 301
302 /* pcm support */
d01ce99f
TI		 303 struct snd_pcm_substream *substream; /* assigned substream,
304 * set in PCM open
305 */
306 unsigned int format_val; /* format value to be set in the
307 * controller and the codec
308 */
1da177e4
LT		 309 unsigned char stream_tag; /* assigned stream */
310 unsigned char index; /* stream index */
311
927fc866
PM		 312 unsigned int opened :1;
313 unsigned int running :1;
675f25d4
TI		 314 unsigned int irq_pending :1;
315 unsigned int irq_ignore :1;
1da177e4
LT		 316};
317
318/* CORB/RIRB */
a98f90fd 319struct azx_rb {
1da177e4
LT		 320 u32 *buf; /* CORB/RIRB buffer
321 * Each CORB entry is 4byte, RIRB is 8byte
322 */
323 dma_addr_t addr; /* physical address of CORB/RIRB buffer */
324 /* for RIRB */
325 unsigned short rp, wp; /* read/write pointers */
326 int cmds; /* number of pending requests */
327 u32 res; /* last read value */
328};
329
a98f90fd
TI		 330struct azx {
331 struct snd_card *card;
1da177e4 332 struct pci_dev *pci;
555e219f 333 int dev_index;
1da177e4 334
07e4ca50
TI		 335 /* chip type specific */
336 int driver_type;
337 int playback_streams;
338 int playback_index_offset;
339 int capture_streams;
340 int capture_index_offset;
341 int num_streams;
342
1da177e4
LT		 343 /* pci resources */
344 unsigned long addr;
345 void __iomem *remap_addr;
346 int irq;
347
348 /* locks */
349 spinlock_t reg_lock;
62932df8 350 struct mutex open_mutex;
1da177e4 351
07e4ca50 352 /* streams (x num_streams) */
a98f90fd 353 struct azx_dev *azx_dev;
1da177e4
LT		 354
355 /* PCM */
a98f90fd 356 struct snd_pcm *pcm[AZX_MAX_PCMS];
1da177e4
LT		 357
358 /* HD codec */
359 unsigned short codec_mask;
360 struct hda_bus *bus;
361
362 /* CORB/RIRB */
a98f90fd
TI		 363 struct azx_rb corb;
364 struct azx_rb rirb;
1da177e4 365
4ce107b9 366 /* CORB/RIRB and position buffers */
1da177e4
LT		 367 struct snd_dma_buffer rb;
368 struct snd_dma_buffer posbuf;
c74db86b
TI		 369
370 /* flags */
371 int position_fix;
cb53c626 372 unsigned int running :1;
927fc866
PM		 373 unsigned int initialized :1;
374 unsigned int single_cmd :1;
375 unsigned int polling_mode :1;
68e7fffc 376 unsigned int msi :1;
43bbb6cc
TI		 377
378 /* for debugging */
379 unsigned int last_cmd; /* last issued command (to sync) */
9ad593f6
TI		 380
381 /* for pending irqs */
382 struct work_struct irq_pending_work;
1da177e4
LT		 383};
384
07e4ca50
TI		 385/* driver types */
386enum {
387 AZX_DRIVER_ICH,
4979bca9 388 AZX_DRIVER_SCH,
07e4ca50 389 AZX_DRIVER_ATI,
778b6e1b 390 AZX_DRIVER_ATIHDMI,
07e4ca50
TI		 391 AZX_DRIVER_VIA,
392 AZX_DRIVER_SIS,
393 AZX_DRIVER_ULI,
da3fca21 394 AZX_DRIVER_NVIDIA,
f269002e 395 AZX_DRIVER_TERA,
07e4ca50
TI		 396};
397
398static char *driver_short_names[] __devinitdata = {
399 [AZX_DRIVER_ICH] = "HDA Intel",
4979bca9 400 [AZX_DRIVER_SCH] = "HDA Intel MID",
07e4ca50 401 [AZX_DRIVER_ATI] = "HDA ATI SB",
778b6e1b 402 [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
07e4ca50
TI		 403 [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
404 [AZX_DRIVER_SIS] = "HDA SIS966",
da3fca21
V		 405 [AZX_DRIVER_ULI] = "HDA ULI M5461",
406 [AZX_DRIVER_NVIDIA] = "HDA NVidia",
f269002e 407 [AZX_DRIVER_TERA] = "HDA Teradici",
07e4ca50
TI		 408};
409
1da177e4
LT		 410/*
411 * macros for easy use
412 */
413#define azx_writel(chip,reg,value) \
414 writel(value, (chip)->remap_addr + ICH6_REG_##reg)
415#define azx_readl(chip,reg) \
416 readl((chip)->remap_addr + ICH6_REG_##reg)
417#define azx_writew(chip,reg,value) \
418 writew(value, (chip)->remap_addr + ICH6_REG_##reg)
419#define azx_readw(chip,reg) \
420 readw((chip)->remap_addr + ICH6_REG_##reg)
421#define azx_writeb(chip,reg,value) \
422 writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
423#define azx_readb(chip,reg) \
424 readb((chip)->remap_addr + ICH6_REG_##reg)
425
426#define azx_sd_writel(dev,reg,value) \
427 writel(value, (dev)->sd_addr + ICH6_REG_##reg)
428#define azx_sd_readl(dev,reg) \
429 readl((dev)->sd_addr + ICH6_REG_##reg)
430#define azx_sd_writew(dev,reg,value) \
431 writew(value, (dev)->sd_addr + ICH6_REG_##reg)
432#define azx_sd_readw(dev,reg) \
433 readw((dev)->sd_addr + ICH6_REG_##reg)
434#define azx_sd_writeb(dev,reg,value) \
435 writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
436#define azx_sd_readb(dev,reg) \
437 readb((dev)->sd_addr + ICH6_REG_##reg)
438
439/* for pcm support */
a98f90fd 440#define get_azx_dev(substream) (substream->runtime->private_data)
1da177e4
LT		 441
442/* Get the upper 32bit of the given dma_addr_t
443 * Compiler should optimize and eliminate the code if dma_addr_t is 32bit
444 */
445#define upper_32bit(addr) (sizeof(addr) > 4 ? (u32)((addr) >> 32) : (u32)0)
446
68e7fffc 447static int azx_acquire_irq(struct azx *chip, int do_disconnect);
1da177e4
LT		 448
449/*
450 * Interface for HD codec
451 */
452
1da177e4
LT		 453/*
454 * CORB / RIRB interface
455 */
a98f90fd 456static int azx_alloc_cmd_io(struct azx *chip)
1da177e4
LT		 457{
458 int err;
459
460 /* single page (at least 4096 bytes) must suffice for both ringbuffes */
d01ce99f
TI		 461 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
462 snd_dma_pci_data(chip->pci),
1da177e4
LT		 463 PAGE_SIZE, &chip->rb);
464 if (err < 0) {
465 snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
466 return err;
467 }
468 return 0;
469}
470
a98f90fd 471static void azx_init_cmd_io(struct azx *chip)
1da177e4
LT		 472{
473 /* CORB set up */
474 chip->corb.addr = chip->rb.addr;
475 chip->corb.buf = (u32 *)chip->rb.area;
476 azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
477 azx_writel(chip, CORBUBASE, upper_32bit(chip->corb.addr));
478
07e4ca50
TI		 479 /* set the corb size to 256 entries (ULI requires explicitly) */
480 azx_writeb(chip, CORBSIZE, 0x02);
1da177e4
LT		 481 /* set the corb write pointer to 0 */
482 azx_writew(chip, CORBWP, 0);
483 /* reset the corb hw read pointer */
484 azx_writew(chip, CORBRP, ICH6_RBRWP_CLR);
485 /* enable corb dma */
486 azx_writeb(chip, CORBCTL, ICH6_RBCTL_DMA_EN);
487
488 /* RIRB set up */
489 chip->rirb.addr = chip->rb.addr + 2048;
490 chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
491 azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
492 azx_writel(chip, RIRBUBASE, upper_32bit(chip->rirb.addr));
493
07e4ca50
TI		 494 /* set the rirb size to 256 entries (ULI requires explicitly) */
495 azx_writeb(chip, RIRBSIZE, 0x02);
1da177e4
LT		 496 /* reset the rirb hw write pointer */
497 azx_writew(chip, RIRBWP, ICH6_RBRWP_CLR);
498 /* set N=1, get RIRB response interrupt for new entry */
499 azx_writew(chip, RINTCNT, 1);
500 /* enable rirb dma and response irq */
1da177e4 501 azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
1da177e4
LT		 502 chip->rirb.rp = chip->rirb.cmds = 0;
503}
504
a98f90fd 505static void azx_free_cmd_io(struct azx *chip)
1da177e4
LT		 506{
507 /* disable ringbuffer DMAs */
508 azx_writeb(chip, RIRBCTL, 0);
509 azx_writeb(chip, CORBCTL, 0);
510}
511
512/* send a command */
43bbb6cc 513static int azx_corb_send_cmd(struct hda_codec *codec, u32 val)
1da177e4 514{
a98f90fd 515 struct azx *chip = codec->bus->private_data;
1da177e4 516 unsigned int wp;
1da177e4
LT		 517
518 /* add command to corb */
519 wp = azx_readb(chip, CORBWP);
520 wp++;
521 wp %= ICH6_MAX_CORB_ENTRIES;
522
523 spin_lock_irq(&chip->reg_lock);
524 chip->rirb.cmds++;
525 chip->corb.buf[wp] = cpu_to_le32(val);
526 azx_writel(chip, CORBWP, wp);
527 spin_unlock_irq(&chip->reg_lock);
528
529 return 0;
530}
531
532#define ICH6_RIRB_EX_UNSOL_EV (1<<4)
533
534/* retrieve RIRB entry - called from interrupt handler */
a98f90fd 535static void azx_update_rirb(struct azx *chip)
1da177e4
LT		 536{
537 unsigned int rp, wp;
538 u32 res, res_ex;
539
540 wp = azx_readb(chip, RIRBWP);
541 if (wp == chip->rirb.wp)
542 return;
543 chip->rirb.wp = wp;
544
545 while (chip->rirb.rp != wp) {
546 chip->rirb.rp++;
547 chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;
548
549 rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
550 res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
551 res = le32_to_cpu(chip->rirb.buf[rp]);
552 if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
553 snd_hda_queue_unsol_event(chip->bus, res, res_ex);
554 else if (chip->rirb.cmds) {
1da177e4 555 chip->rirb.res = res;
2add9b92
TI		 556 smp_wmb();
557 chip->rirb.cmds--;
1da177e4
LT		 558 }
559 }
560}
561
562/* receive a response */
111d3af5 563static unsigned int azx_rirb_get_response(struct hda_codec *codec)
1da177e4 564{
a98f90fd 565 struct azx *chip = codec->bus->private_data;
5c79b1f8 566 unsigned long timeout;
1da177e4 567
5c79b1f8
TI		 568 again:
569 timeout = jiffies + msecs_to_jiffies(1000);
28a0d9df 570 for (;;) {
e96224ae
TI		 571 if (chip->polling_mode) {
572 spin_lock_irq(&chip->reg_lock);
573 azx_update_rirb(chip);
574 spin_unlock_irq(&chip->reg_lock);
575 }
2add9b92
TI		 576 if (!chip->rirb.cmds) {
577 smp_rmb();
5c79b1f8 578 return chip->rirb.res; /* the last value */
2add9b92 579 }
28a0d9df
TI		 580 if (time_after(jiffies, timeout))
581 break;
52987656
TI		 582 if (codec->bus->needs_damn_long_delay)
583 msleep(2); /* temporary workaround */
584 else {
585 udelay(10);
586 cond_resched();
587 }
28a0d9df 588 }
5c79b1f8 589
68e7fffc
TI		 590 if (chip->msi) {
591 snd_printk(KERN_WARNING "hda_intel: No response from codec, "
43bbb6cc 592 "disabling MSI: last cmd=0x%08x\n", chip->last_cmd);
68e7fffc
TI		 593 free_irq(chip->irq, chip);
594 chip->irq = -1;
595 pci_disable_msi(chip->pci);
596 chip->msi = 0;
597 if (azx_acquire_irq(chip, 1) < 0)
598 return -1;
599 goto again;
600 }
601
5c79b1f8
TI		 602 if (!chip->polling_mode) {
603 snd_printk(KERN_WARNING "hda_intel: azx_get_response timeout, "
43bbb6cc
TI		 604 "switching to polling mode: last cmd=0x%08x\n",
605 chip->last_cmd);
5c79b1f8
TI		 606 chip->polling_mode = 1;
607 goto again;
1da177e4 608 }
5c79b1f8
TI		 609
610 snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
43bbb6cc
TI		 611 "switching to single_cmd mode: last cmd=0x%08x\n",
612 chip->last_cmd);
5c79b1f8
TI		 613 chip->rirb.rp = azx_readb(chip, RIRBWP);
614 chip->rirb.cmds = 0;
615 /* switch to single_cmd mode */
616 chip->single_cmd = 1;
617 azx_free_cmd_io(chip);
618 return -1;
1da177e4
LT		 619}
620
1da177e4
LT		 621/*
622 * Use the single immediate command instead of CORB/RIRB for simplicity
623 *
624 * Note: according to Intel, this is not preferred use. The command was
625 * intended for the BIOS only, and may get confused with unsolicited
626 * responses. So, we shouldn't use it for normal operation from the
627 * driver.
628 * I left the codes, however, for debugging/testing purposes.
629 */
630
1da177e4 631/* send a command */
43bbb6cc 632static int azx_single_send_cmd(struct hda_codec *codec, u32 val)
1da177e4 633{
a98f90fd 634 struct azx *chip = codec->bus->private_data;
1da177e4
LT		 635 int timeout = 50;
636
1da177e4
LT		 637 while (timeout--) {
638 /* check ICB busy bit */
d01ce99f 639 if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
1da177e4 640 /* Clear IRV valid bit */
d01ce99f
TI		 641 azx_writew(chip, IRS, azx_readw(chip, IRS) |
642 ICH6_IRS_VALID);
1da177e4 643 azx_writel(chip, IC, val);
d01ce99f
TI		 644 azx_writew(chip, IRS, azx_readw(chip, IRS) |
645 ICH6_IRS_BUSY);
1da177e4
LT		 646 return 0;
647 }
648 udelay(1);
649 }
1cfd52bc
MB		 650 if (printk_ratelimit())
651 snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
652 azx_readw(chip, IRS), val);
1da177e4
LT		 653 return -EIO;
654}
655
656/* receive a response */
27346166 657static unsigned int azx_single_get_response(struct hda_codec *codec)
1da177e4 658{
a98f90fd 659 struct azx *chip = codec->bus->private_data;
1da177e4
LT		 660 int timeout = 50;
661
662 while (timeout--) {
663 /* check IRV busy bit */
664 if (azx_readw(chip, IRS) & ICH6_IRS_VALID)
665 return azx_readl(chip, IR);
666 udelay(1);
667 }
1cfd52bc
MB		 668 if (printk_ratelimit())
669 snd_printd(SFX "get_response timeout: IRS=0x%x\n",
670 azx_readw(chip, IRS));
1da177e4
LT		 671 return (unsigned int)-1;
672}
673
111d3af5
TI		 674/*
675 * The below are the main callbacks from hda_codec.
676 *
677 * They are just the skeleton to call sub-callbacks according to the
678 * current setting of chip->single_cmd.
679 */
680
681/* send a command */
682static int azx_send_cmd(struct hda_codec *codec, hda_nid_t nid,
683 int direct, unsigned int verb,
684 unsigned int para)
685{
686 struct azx *chip = codec->bus->private_data;
43bbb6cc
TI		 687 u32 val;
688
689 val = (u32)(codec->addr & 0x0f) << 28;
690 val |= (u32)direct << 27;
691 val |= (u32)nid << 20;
692 val |= verb << 8;
693 val |= para;
694 chip->last_cmd = val;
695
111d3af5 696 if (chip->single_cmd)
43bbb6cc 697 return azx_single_send_cmd(codec, val);
111d3af5 698 else
43bbb6cc 699 return azx_corb_send_cmd(codec, val);
111d3af5
TI		 700}
701
702/* get a response */
703static unsigned int azx_get_response(struct hda_codec *codec)
704{
705 struct azx *chip = codec->bus->private_data;
706 if (chip->single_cmd)
707 return azx_single_get_response(codec);
708 else
709 return azx_rirb_get_response(codec);
710}
711
cb53c626
TI		 712#ifdef CONFIG_SND_HDA_POWER_SAVE
713static void azx_power_notify(struct hda_codec *codec);
714#endif
111d3af5 715
1da177e4 716/* reset codec link */
a98f90fd 717static int azx_reset(struct azx *chip)
1da177e4
LT		 718{
719 int count;
720
e8a7f136
DT		 721 /* clear STATESTS */
722 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
723
1da177e4
LT		 724 /* reset controller */
725 azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);
726
727 count = 50;
728 while (azx_readb(chip, GCTL) && --count)
729 msleep(1);
730
731 /* delay for >= 100us for codec PLL to settle per spec
732 * Rev 0.9 section 5.5.1
733 */
734 msleep(1);
735
736 /* Bring controller out of reset */
737 azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);
738
739 count = 50;
927fc866 740 while (!azx_readb(chip, GCTL) && --count)
1da177e4
LT		 741 msleep(1);
742
927fc866 743 /* Brent Chartrand said to wait >= 540us for codecs to initialize */
1da177e4
LT		 744 msleep(1);
745
746 /* check to see if controller is ready */
927fc866 747 if (!azx_readb(chip, GCTL)) {
1da177e4
LT		 748 snd_printd("azx_reset: controller not ready!\n");
749 return -EBUSY;
750 }
751
41e2fce4
M		 752 /* Accept unsolicited responses */
753 azx_writel(chip, GCTL, azx_readl(chip, GCTL) | ICH6_GCTL_UREN);
754
1da177e4 755 /* detect codecs */
927fc866 756 if (!chip->codec_mask) {
1da177e4
LT		 757 chip->codec_mask = azx_readw(chip, STATESTS);
758 snd_printdd("codec_mask = 0x%x\n", chip->codec_mask);
759 }
760
761 return 0;
762}
763
764
765/*
766 * Lowlevel interface
767 */
768
769/* enable interrupts */
a98f90fd 770static void azx_int_enable(struct azx *chip)
1da177e4
LT		 771{
772 /* enable controller CIE and GIE */
773 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
774 ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
775}
776
777/* disable interrupts */
a98f90fd 778static void azx_int_disable(struct azx *chip)
1da177e4
LT		 779{
780 int i;
781
782 /* disable interrupts in stream descriptor */
07e4ca50 783 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 784 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 785 azx_sd_writeb(azx_dev, SD_CTL,
786 azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
787 }
788
789 /* disable SIE for all streams */
790 azx_writeb(chip, INTCTL, 0);
791
792 /* disable controller CIE and GIE */
793 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
794 ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
795}
796
797/* clear interrupts */
a98f90fd 798static void azx_int_clear(struct azx *chip)
1da177e4
LT		 799{
800 int i;
801
802 /* clear stream status */
07e4ca50 803 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 804 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 805 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
806 }
807
808 /* clear STATESTS */
809 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
810
811 /* clear rirb status */
812 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
813
814 /* clear int status */
815 azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
816}
817
818/* start a stream */
a98f90fd 819static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
1da177e4
LT		 820{
821 /* enable SIE */
822 azx_writeb(chip, INTCTL,
823 azx_readb(chip, INTCTL) | (1 << azx_dev->index));
824 /* set DMA start and interrupt mask */
825 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
826 SD_CTL_DMA_START | SD_INT_MASK);
827}
828
829/* stop a stream */
a98f90fd 830static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
1da177e4
LT		 831{
832 /* stop DMA */
833 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
834 ~(SD_CTL_DMA_START | SD_INT_MASK));
835 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
836 /* disable SIE */
837 azx_writeb(chip, INTCTL,
838 azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
839}
840
841
842/*
cb53c626 843 * reset and start the controller registers
1da177e4 844 */
a98f90fd 845static void azx_init_chip(struct azx *chip)
1da177e4 846{
cb53c626
TI		 847 if (chip->initialized)
848 return;
1da177e4
LT		 849
850 /* reset controller */
851 azx_reset(chip);
852
853 /* initialize interrupts */
854 azx_int_clear(chip);
855 azx_int_enable(chip);
856
857 /* initialize the codec command I/O */
927fc866 858 if (!chip->single_cmd)
27346166 859 azx_init_cmd_io(chip);
1da177e4 860
0be3b5d3
TI		 861 /* program the position buffer */
862 azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
863 azx_writel(chip, DPUBASE, upper_32bit(chip->posbuf.addr));
f5d40b30 864
cb53c626
TI		 865 chip->initialized = 1;
866}
867
868/*
869 * initialize the PCI registers
870 */
871/* update bits in a PCI register byte */
872static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
873 unsigned char mask, unsigned char val)
874{
875 unsigned char data;
876
877 pci_read_config_byte(pci, reg, &data);
878 data &= ~mask;
879 data |= (val & mask);
880 pci_write_config_byte(pci, reg, data);
881}
882
883static void azx_init_pci(struct azx *chip)
884{
90a5ad52
TI		 885 unsigned short snoop;
886
cb53c626
TI		 887 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
888 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
889 * Ensuring these bits are 0 clears playback static on some HD Audio
890 * codecs
891 */
892 update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);
893
da3fca21
V		 894 switch (chip->driver_type) {
895 case AZX_DRIVER_ATI:
896 /* For ATI SB450 azalia HD audio, we need to enable snoop */
cb53c626
TI		 897 update_pci_byte(chip->pci,
898 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR,
899 0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
da3fca21
V		 900 break;
901 case AZX_DRIVER_NVIDIA:
902 /* For NVIDIA HDA, enable snoop */
cb53c626
TI		 903 update_pci_byte(chip->pci,
904 NVIDIA_HDA_TRANSREG_ADDR,
905 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
da3fca21 906 break;
90a5ad52
TI		 907 case AZX_DRIVER_SCH:
908 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
909 if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
910 pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, \
911 snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
912 pci_read_config_word(chip->pci,
913 INTEL_SCH_HDA_DEVC, &snoop);
914 snd_printdd("HDA snoop disabled, enabling ... %s\n",\
915 (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) \
916 ? "Failed" : "OK");
917 }
918 break;
919
da3fca21 920 }
1da177e4
LT		 921}
922
923
9ad593f6
TI		 924static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
925
1da177e4
LT		 926/*
927 * interrupt handler
928 */
7d12e780 929static irqreturn_t azx_interrupt(int irq, void *dev_id)
1da177e4 930{
a98f90fd
TI		 931 struct azx *chip = dev_id;
932 struct azx_dev *azx_dev;
1da177e4
LT		 933 u32 status;
934 int i;
935
936 spin_lock(&chip->reg_lock);
937
938 status = azx_readl(chip, INTSTS);
939 if (status == 0) {
940 spin_unlock(&chip->reg_lock);
941 return IRQ_NONE;
942 }
943
07e4ca50 944 for (i = 0; i < chip->num_streams; i++) {
1da177e4
LT		 945 azx_dev = &chip->azx_dev[i];
946 if (status & azx_dev->sd_int_sta_mask) {
947 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
9ad593f6
TI		 948 if (!azx_dev->substream || !azx_dev->running)
949 continue;
675f25d4
TI		 950 /* ignore the first dummy IRQ (due to pos_adj) */
951 if (azx_dev->irq_ignore) {
952 azx_dev->irq_ignore = 0;
953 continue;
954 }
9ad593f6
TI		 955 /* check whether this IRQ is really acceptable */
956 if (azx_position_ok(chip, azx_dev)) {
957 azx_dev->irq_pending = 0;
1da177e4
LT		 958 spin_unlock(&chip->reg_lock);
959 snd_pcm_period_elapsed(azx_dev->substream);
960 spin_lock(&chip->reg_lock);
9ad593f6
TI		 961 } else {
962 /* bogus IRQ, process it later */
963 azx_dev->irq_pending = 1;
964 schedule_work(&chip->irq_pending_work);
1da177e4
LT		 965 }
966 }
967 }
968
969 /* clear rirb int */
970 status = azx_readb(chip, RIRBSTS);
971 if (status & RIRB_INT_MASK) {
d01ce99f 972 if (!chip->single_cmd && (status & RIRB_INT_RESPONSE))
1da177e4
LT		 973 azx_update_rirb(chip);
974 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
975 }
976
977#if 0
978 /* clear state status int */
979 if (azx_readb(chip, STATESTS) & 0x04)
980 azx_writeb(chip, STATESTS, 0x04);
981#endif
982 spin_unlock(&chip->reg_lock);
983
984 return IRQ_HANDLED;
985}
986
987
675f25d4
TI		 988/*
989 * set up a BDL entry
990 */
991static int setup_bdle(struct snd_pcm_substream *substream,
992 struct azx_dev *azx_dev, u32 **bdlp,
993 int ofs, int size, int with_ioc)
994{
995 struct snd_sg_buf *sgbuf = snd_pcm_substream_sgbuf(substream);
996 u32 *bdl = *bdlp;
997
998 while (size > 0) {
999 dma_addr_t addr;
1000 int chunk;
1001
1002 if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
1003 return -EINVAL;
1004
1005 addr = snd_pcm_sgbuf_get_addr(sgbuf, ofs);
1006 /* program the address field of the BDL entry */
1007 bdl[0] = cpu_to_le32((u32)addr);
1008 bdl[1] = cpu_to_le32(upper_32bit(addr));
1009 /* program the size field of the BDL entry */
1010 chunk = PAGE_SIZE - (ofs % PAGE_SIZE);
1011 if (size < chunk)
1012 chunk = size;
1013 bdl[2] = cpu_to_le32(chunk);
1014 /* program the IOC to enable interrupt
1015 * only when the whole fragment is processed
1016 */
1017 size -= chunk;
1018 bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
1019 bdl += 4;
1020 azx_dev->frags++;
1021 ofs += chunk;
1022 }
1023 *bdlp = bdl;
1024 return ofs;
1025}
1026
1da177e4
LT		 1027/*
1028 * set up BDL entries
1029 */
555e219f
TI		 1030static int azx_setup_periods(struct azx *chip,
1031 struct snd_pcm_substream *substream,
4ce107b9 1032 struct azx_dev *azx_dev)
1da177e4 1033{
4ce107b9
TI		 1034 u32 *bdl;
1035 int i, ofs, periods, period_bytes;
555e219f 1036 int pos_adj;
1da177e4
LT		 1037
1038 /* reset BDL address */
1039 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1040 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1041
4ce107b9 1042 period_bytes = snd_pcm_lib_period_bytes(substream);
9ad593f6 1043 azx_dev->period_bytes = period_bytes;
4ce107b9
TI		 1044 periods = azx_dev->bufsize / period_bytes;
1045
1da177e4 1046 /* program the initial BDL entries */
4ce107b9
TI		 1047 bdl = (u32 *)azx_dev->bdl.area;
1048 ofs = 0;
1049 azx_dev->frags = 0;
675f25d4 1050 azx_dev->irq_ignore = 0;
555e219f
TI		 1051 pos_adj = bdl_pos_adj[chip->dev_index];
1052 if (pos_adj > 0) {
675f25d4 1053 struct snd_pcm_runtime *runtime = substream->runtime;
555e219f 1054 pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
675f25d4
TI		 1055 if (!pos_adj)
1056 pos_adj = 1;
1057 pos_adj = frames_to_bytes(runtime, pos_adj);
1058 if (pos_adj >= period_bytes) {
1059 snd_printk(KERN_WARNING "Too big adjustment %d\n",
555e219f 1060 bdl_pos_adj[chip->dev_index]);
675f25d4
TI		 1061 pos_adj = 0;
1062 } else {
1063 ofs = setup_bdle(substream, azx_dev,
1064 &bdl, ofs, pos_adj, 1);
1065 if (ofs < 0)
1066 goto error;
1067 azx_dev->irq_ignore = 1;
4ce107b9 1068 }
555e219f
TI		 1069 } else
1070 pos_adj = 0;
675f25d4
TI		 1071 for (i = 0; i < periods; i++) {
1072 if (i == periods - 1 && pos_adj)
1073 ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1074 period_bytes - pos_adj, 0);
1075 else
1076 ofs = setup_bdle(substream, azx_dev, &bdl, ofs,
1077 period_bytes, 1);
1078 if (ofs < 0)
1079 goto error;
1da177e4 1080 }
4ce107b9 1081 return 0;
675f25d4
TI		 1082
1083 error:
1084 snd_printk(KERN_ERR "Too many BDL entries: buffer=%d, period=%d\n",
1085 azx_dev->bufsize, period_bytes);
1086 /* reset */
1087 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1088 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1089 return -EINVAL;
1da177e4
LT		 1090}
1091
1092/*
1093 * set up the SD for streaming
1094 */
a98f90fd 1095static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev)
1da177e4
LT		 1096{
1097 unsigned char val;
1098 int timeout;
1099
1100 /* make sure the run bit is zero for SD */
d01ce99f
TI		 1101 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
1102 ~SD_CTL_DMA_START);
1da177e4 1103 /* reset stream */
d01ce99f
TI		 1104 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
1105 SD_CTL_STREAM_RESET);
1da177e4
LT		 1106 udelay(3);
1107 timeout = 300;
1108 while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1109 --timeout)
1110 ;
1111 val &= ~SD_CTL_STREAM_RESET;
1112 azx_sd_writeb(azx_dev, SD_CTL, val);
1113 udelay(3);
1114
1115 timeout = 300;
1116 /* waiting for hardware to report that the stream is out of reset */
1117 while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1118 --timeout)
1119 ;
1120
1121 /* program the stream_tag */
1122 azx_sd_writel(azx_dev, SD_CTL,
d01ce99f 1123 (azx_sd_readl(azx_dev, SD_CTL) & ~SD_CTL_STREAM_TAG_MASK)|
1da177e4
LT		 1124 (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT));
1125
1126 /* program the length of samples in cyclic buffer */
1127 azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize);
1128
1129 /* program the stream format */
1130 /* this value needs to be the same as the one programmed */
1131 azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val);
1132
1133 /* program the stream LVI (last valid index) of the BDL */
1134 azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1);
1135
1136 /* program the BDL address */
1137 /* lower BDL address */
4ce107b9 1138 azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr);
1da177e4 1139 /* upper BDL address */
4ce107b9 1140 azx_sd_writel(azx_dev, SD_BDLPU, upper_32bit(azx_dev->bdl.addr));
1da177e4 1141
0be3b5d3 1142 /* enable the position buffer */
ee9d6b9a
TI		 1143 if (chip->position_fix == POS_FIX_POSBUF ||
1144 chip->position_fix == POS_FIX_AUTO) {
1145 if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE))
1146 azx_writel(chip, DPLBASE,
1147 (u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE);
1148 }
c74db86b 1149
1da177e4 1150 /* set the interrupt enable bits in the descriptor control register */
d01ce99f
TI		 1151 azx_sd_writel(azx_dev, SD_CTL,
1152 azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK);
1da177e4
LT		 1153
1154 return 0;
1155}
1156
1157
1158/*
1159 * Codec initialization
1160 */
1161
a9995a35 1162static unsigned int azx_max_codecs[] __devinitdata = {
607d982b 1163 [AZX_DRIVER_ICH] = 4, /* Some ICH9 boards use SD3 */
90a5ad52 1164 [AZX_DRIVER_SCH] = 3,
a9995a35
TI		 1165 [AZX_DRIVER_ATI] = 4,
1166 [AZX_DRIVER_ATIHDMI] = 4,
1167 [AZX_DRIVER_VIA] = 3, /* FIXME: correct? */
1168 [AZX_DRIVER_SIS] = 3, /* FIXME: correct? */
1169 [AZX_DRIVER_ULI] = 3, /* FIXME: correct? */
1170 [AZX_DRIVER_NVIDIA] = 3, /* FIXME: correct? */
f269002e 1171 [AZX_DRIVER_TERA] = 1,
a9995a35
TI		 1172};
1173
5aba4f8e
TI		 1174static int __devinit azx_codec_create(struct azx *chip, const char *model,
1175 unsigned int codec_probe_mask)
1da177e4
LT		 1176{
1177 struct hda_bus_template bus_temp;
bccad14e 1178 int c, codecs, audio_codecs, err;
1da177e4
LT		 1179
1180 memset(&bus_temp, 0, sizeof(bus_temp));
1181 bus_temp.private_data = chip;
1182 bus_temp.modelname = model;
1183 bus_temp.pci = chip->pci;
111d3af5
TI		 1184 bus_temp.ops.command = azx_send_cmd;
1185 bus_temp.ops.get_response = azx_get_response;
cb53c626
TI		 1186#ifdef CONFIG_SND_HDA_POWER_SAVE
1187 bus_temp.ops.pm_notify = azx_power_notify;
1188#endif
1da177e4 1189
d01ce99f
TI		 1190 err = snd_hda_bus_new(chip->card, &bus_temp, &chip->bus);
1191 if (err < 0)
1da177e4
LT		 1192 return err;
1193
bccad14e 1194 codecs = audio_codecs = 0;
19a982b6 1195 for (c = 0; c < AZX_MAX_CODECS; c++) {
5aba4f8e 1196 if ((chip->codec_mask & (1 << c)) & codec_probe_mask) {
bccad14e
TI		 1197 struct hda_codec *codec;
1198 err = snd_hda_codec_new(chip->bus, c, &codec);
1da177e4
LT		 1199 if (err < 0)
1200 continue;
1201 codecs++;
bccad14e
TI		 1202 if (codec->afg)
1203 audio_codecs++;
1da177e4
LT		 1204 }
1205 }
bccad14e 1206 if (!audio_codecs) {
19a982b6
TI		 1207 /* probe additional slots if no codec is found */
1208 for (; c < azx_max_codecs[chip->driver_type]; c++) {
5aba4f8e 1209 if ((chip->codec_mask & (1 << c)) & codec_probe_mask) {
19a982b6
TI		 1210 err = snd_hda_codec_new(chip->bus, c, NULL);
1211 if (err < 0)
1212 continue;
1213 codecs++;
1214 }
1215 }
1216 }
1217 if (!codecs) {
1da177e4
LT		 1218 snd_printk(KERN_ERR SFX "no codecs initialized\n");
1219 return -ENXIO;
1220 }
1221
1222 return 0;
1223}
1224
1225
1226/*
1227 * PCM support
1228 */
1229
1230/* assign a stream for the PCM */
a98f90fd 1231static inline struct azx_dev *azx_assign_device(struct azx *chip, int stream)
1da177e4 1232{
07e4ca50
TI		 1233 int dev, i, nums;
1234 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
1235 dev = chip->playback_index_offset;
1236 nums = chip->playback_streams;
1237 } else {
1238 dev = chip->capture_index_offset;
1239 nums = chip->capture_streams;
1240 }
1241 for (i = 0; i < nums; i++, dev++)
d01ce99f 1242 if (!chip->azx_dev[dev].opened) {
1da177e4
LT		 1243 chip->azx_dev[dev].opened = 1;
1244 return &chip->azx_dev[dev];
1245 }
1246 return NULL;
1247}
1248
1249/* release the assigned stream */
a98f90fd 1250static inline void azx_release_device(struct azx_dev *azx_dev)
1da177e4
LT		 1251{
1252 azx_dev->opened = 0;
1253}
1254
a98f90fd 1255static struct snd_pcm_hardware azx_pcm_hw = {
d01ce99f
TI		 1256 .info = (SNDRV_PCM_INFO_MMAP |
1257 SNDRV_PCM_INFO_INTERLEAVED |
1da177e4
LT		 1258 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1259 SNDRV_PCM_INFO_MMAP_VALID |
927fc866
PM		 1260 /* No full-resume yet implemented */
1261 /* SNDRV_PCM_INFO_RESUME |*/
850f0e52
TI		 1262 SNDRV_PCM_INFO_PAUSE |
1263 SNDRV_PCM_INFO_SYNC_START),
1da177e4
LT		 1264 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1265 .rates = SNDRV_PCM_RATE_48000,
1266 .rate_min = 48000,
1267 .rate_max = 48000,
1268 .channels_min = 2,
1269 .channels_max = 2,
1270 .buffer_bytes_max = AZX_MAX_BUF_SIZE,
1271 .period_bytes_min = 128,
1272 .period_bytes_max = AZX_MAX_BUF_SIZE / 2,
1273 .periods_min = 2,
1274 .periods_max = AZX_MAX_FRAG,
1275 .fifo_size = 0,
1276};
1277
1278struct azx_pcm {
a98f90fd 1279 struct azx *chip;
1da177e4
LT		 1280 struct hda_codec *codec;
1281 struct hda_pcm_stream *hinfo[2];
1282};
1283
a98f90fd 1284static int azx_pcm_open(struct snd_pcm_substream *substream)
1da177e4
LT		 1285{
1286 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1287 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1288 struct azx *chip = apcm->chip;
1289 struct azx_dev *azx_dev;
1290 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1291 unsigned long flags;
1292 int err;
1293
62932df8 1294 mutex_lock(&chip->open_mutex);
1da177e4
LT		 1295 azx_dev = azx_assign_device(chip, substream->stream);
1296 if (azx_dev == NULL) {
62932df8 1297 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1298 return -EBUSY;
1299 }
1300 runtime->hw = azx_pcm_hw;
1301 runtime->hw.channels_min = hinfo->channels_min;
1302 runtime->hw.channels_max = hinfo->channels_max;
1303 runtime->hw.formats = hinfo->formats;
1304 runtime->hw.rates = hinfo->rates;
1305 snd_pcm_limit_hw_rates(runtime);
1306 snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS);
5f1545bc
JD		 1307 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
1308 128);
1309 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1310 128);
cb53c626 1311 snd_hda_power_up(apcm->codec);
d01ce99f
TI		 1312 err = hinfo->ops.open(hinfo, apcm->codec, substream);
1313 if (err < 0) {
1da177e4 1314 azx_release_device(azx_dev);
cb53c626 1315 snd_hda_power_down(apcm->codec);
62932df8 1316 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1317 return err;
1318 }
1319 spin_lock_irqsave(&chip->reg_lock, flags);
1320 azx_dev->substream = substream;
1321 azx_dev->running = 0;
1322 spin_unlock_irqrestore(&chip->reg_lock, flags);
1323
1324 runtime->private_data = azx_dev;
850f0e52 1325 snd_pcm_set_sync(substream);
62932df8 1326 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1327 return 0;
1328}
1329
a98f90fd 1330static int azx_pcm_close(struct snd_pcm_substream *substream)
1da177e4
LT		 1331{
1332 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1333 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1334 struct azx *chip = apcm->chip;
1335 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4
LT		 1336 unsigned long flags;
1337
62932df8 1338 mutex_lock(&chip->open_mutex);
1da177e4
LT		 1339 spin_lock_irqsave(&chip->reg_lock, flags);
1340 azx_dev->substream = NULL;
1341 azx_dev->running = 0;
1342 spin_unlock_irqrestore(&chip->reg_lock, flags);
1343 azx_release_device(azx_dev);
1344 hinfo->ops.close(hinfo, apcm->codec, substream);
cb53c626 1345 snd_hda_power_down(apcm->codec);
62932df8 1346 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1347 return 0;
1348}
1349
d01ce99f
TI		 1350static int azx_pcm_hw_params(struct snd_pcm_substream *substream,
1351 struct snd_pcm_hw_params *hw_params)
1da177e4 1352{
d01ce99f
TI		 1353 return snd_pcm_lib_malloc_pages(substream,
1354 params_buffer_bytes(hw_params));
1da177e4
LT		 1355}
1356
a98f90fd 1357static int azx_pcm_hw_free(struct snd_pcm_substream *substream)
1da177e4
LT		 1358{
1359 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 1360 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4
LT		 1361 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1362
1363 /* reset BDL address */
1364 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1365 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1366 azx_sd_writel(azx_dev, SD_CTL, 0);
1367
1368 hinfo->ops.cleanup(hinfo, apcm->codec, substream);
1369
1370 return snd_pcm_lib_free_pages(substream);
1371}
1372
a98f90fd 1373static int azx_pcm_prepare(struct snd_pcm_substream *substream)
1da177e4
LT		 1374{
1375 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd
TI		 1376 struct azx *chip = apcm->chip;
1377 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4 1378 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd 1379 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1380
1381 azx_dev->bufsize = snd_pcm_lib_buffer_bytes(substream);
1da177e4
LT		 1382 azx_dev->format_val = snd_hda_calc_stream_format(runtime->rate,
1383 runtime->channels,
1384 runtime->format,
1385 hinfo->maxbps);
d01ce99f
TI		 1386 if (!azx_dev->format_val) {
1387 snd_printk(KERN_ERR SFX
1388 "invalid format_val, rate=%d, ch=%d, format=%d\n",
1da177e4
LT		 1389 runtime->rate, runtime->channels, runtime->format);
1390 return -EINVAL;
1391 }
1392
21c7b081
TI		 1393 snd_printdd("azx_pcm_prepare: bufsize=0x%x, format=0x%x\n",
1394 azx_dev->bufsize, azx_dev->format_val);
555e219f 1395 if (azx_setup_periods(chip, substream, azx_dev) < 0)
4ce107b9 1396 return -EINVAL;
1da177e4
LT		 1397 azx_setup_controller(chip, azx_dev);
1398 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
1399 azx_dev->fifo_size = azx_sd_readw(azx_dev, SD_FIFOSIZE) + 1;
1400 else
1401 azx_dev->fifo_size = 0;
1402
1403 return hinfo->ops.prepare(hinfo, apcm->codec, azx_dev->stream_tag,
1404 azx_dev->format_val, substream);
1405}
1406
a98f90fd 1407static int azx_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4
LT		 1408{
1409 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 1410 struct azx *chip = apcm->chip;
850f0e52
TI		 1411 struct azx_dev *azx_dev;
1412 struct snd_pcm_substream *s;
1413 int start, nsync = 0, sbits = 0;
1414 int nwait, timeout;
1da177e4 1415
1da177e4
LT		 1416 switch (cmd) {
1417 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1418 case SNDRV_PCM_TRIGGER_RESUME:
1419 case SNDRV_PCM_TRIGGER_START:
850f0e52 1420 start = 1;
1da177e4
LT		 1421 break;
1422 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
47123197 1423 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4 1424 case SNDRV_PCM_TRIGGER_STOP:
850f0e52 1425 start = 0;
1da177e4
LT		 1426 break;
1427 default:
850f0e52
TI		 1428 return -EINVAL;
1429 }
1430
1431 snd_pcm_group_for_each_entry(s, substream) {
1432 if (s->pcm->card != substream->pcm->card)
1433 continue;
1434 azx_dev = get_azx_dev(s);
1435 sbits |= 1 << azx_dev->index;
1436 nsync++;
1437 snd_pcm_trigger_done(s, substream);
1438 }
1439
1440 spin_lock(&chip->reg_lock);
1441 if (nsync > 1) {
1442 /* first, set SYNC bits of corresponding streams */
1443 azx_writel(chip, SYNC, azx_readl(chip, SYNC) | sbits);
1444 }
1445 snd_pcm_group_for_each_entry(s, substream) {
1446 if (s->pcm->card != substream->pcm->card)
1447 continue;
1448 azx_dev = get_azx_dev(s);
1449 if (start)
1450 azx_stream_start(chip, azx_dev);
1451 else
1452 azx_stream_stop(chip, azx_dev);
1453 azx_dev->running = start;
1da177e4
LT		 1454 }
1455 spin_unlock(&chip->reg_lock);
850f0e52
TI		 1456 if (start) {
1457 if (nsync == 1)
1458 return 0;
1459 /* wait until all FIFOs get ready */
1460 for (timeout = 5000; timeout; timeout--) {
1461 nwait = 0;
1462 snd_pcm_group_for_each_entry(s, substream) {
1463 if (s->pcm->card != substream->pcm->card)
1464 continue;
1465 azx_dev = get_azx_dev(s);
1466 if (!(azx_sd_readb(azx_dev, SD_STS) &
1467 SD_STS_FIFO_READY))
1468 nwait++;
1469 }
1470 if (!nwait)
1471 break;
1472 cpu_relax();
1473 }
1474 } else {
1475 /* wait until all RUN bits are cleared */
1476 for (timeout = 5000; timeout; timeout--) {
1477 nwait = 0;
1478 snd_pcm_group_for_each_entry(s, substream) {
1479 if (s->pcm->card != substream->pcm->card)
1480 continue;
1481 azx_dev = get_azx_dev(s);
1482 if (azx_sd_readb(azx_dev, SD_CTL) &
1483 SD_CTL_DMA_START)
1484 nwait++;
1485 }
1486 if (!nwait)
1487 break;
1488 cpu_relax();
1489 }
1da177e4 1490 }
850f0e52
TI		 1491 if (nsync > 1) {
1492 spin_lock(&chip->reg_lock);
1493 /* reset SYNC bits */
1494 azx_writel(chip, SYNC, azx_readl(chip, SYNC) & ~sbits);
1495 spin_unlock(&chip->reg_lock);
1496 }
1497 return 0;
1da177e4
LT		 1498}
1499
9ad593f6
TI		 1500static unsigned int azx_get_position(struct azx *chip,
1501 struct azx_dev *azx_dev)
1da177e4 1502{
1da177e4
LT		 1503 unsigned int pos;
1504
1a56f8d6
TI		 1505 if (chip->position_fix == POS_FIX_POSBUF ||
1506 chip->position_fix == POS_FIX_AUTO) {
c74db86b 1507 /* use the position buffer */
929861c6 1508 pos = le32_to_cpu(*azx_dev->posbuf);
c74db86b
TI		 1509 } else {
1510 /* read LPIB */
1511 pos = azx_sd_readl(azx_dev, SD_LPIB);
c74db86b 1512 }
1da177e4
LT		 1513 if (pos >= azx_dev->bufsize)
1514 pos = 0;
9ad593f6
TI		 1515 return pos;
1516}
1517
1518static snd_pcm_uframes_t azx_pcm_pointer(struct snd_pcm_substream *substream)
1519{
1520 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1521 struct azx *chip = apcm->chip;
1522 struct azx_dev *azx_dev = get_azx_dev(substream);
1523 return bytes_to_frames(substream->runtime,
1524 azx_get_position(chip, azx_dev));
1525}
1526
1527/*
1528 * Check whether the current DMA position is acceptable for updating
1529 * periods. Returns non-zero if it's OK.
1530 *
1531 * Many HD-audio controllers appear pretty inaccurate about
1532 * the update-IRQ timing. The IRQ is issued before actually the
1533 * data is processed. So, we need to process it afterwords in a
1534 * workqueue.
1535 */
1536static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
1537{
1538 unsigned int pos;
1539
1540 pos = azx_get_position(chip, azx_dev);
1541 if (chip->position_fix == POS_FIX_AUTO) {
1542 if (!pos) {
1543 printk(KERN_WARNING
1544 "hda-intel: Invalid position buffer, "
1545 "using LPIB read method instead.\n");
d2e1c973 1546 chip->position_fix = POS_FIX_LPIB;
9ad593f6
TI		 1547 pos = azx_get_position(chip, azx_dev);
1548 } else
1549 chip->position_fix = POS_FIX_POSBUF;
1550 }
1551
1552 if (pos % azx_dev->period_bytes > azx_dev->period_bytes / 2)
1553 return 0; /* NG - it's below the period boundary */
1554 return 1; /* OK, it's fine */
1555}
1556
1557/*
1558 * The work for pending PCM period updates.
1559 */
1560static void azx_irq_pending_work(struct work_struct *work)
1561{
1562 struct azx *chip = container_of(work, struct azx, irq_pending_work);
1563 int i, pending;
1564
1565 for (;;) {
1566 pending = 0;
1567 spin_lock_irq(&chip->reg_lock);
1568 for (i = 0; i < chip->num_streams; i++) {
1569 struct azx_dev *azx_dev = &chip->azx_dev[i];
1570 if (!azx_dev->irq_pending ||
1571 !azx_dev->substream ||
1572 !azx_dev->running)
1573 continue;
1574 if (azx_position_ok(chip, azx_dev)) {
1575 azx_dev->irq_pending = 0;
1576 spin_unlock(&chip->reg_lock);
1577 snd_pcm_period_elapsed(azx_dev->substream);
1578 spin_lock(&chip->reg_lock);
1579 } else
1580 pending++;
1581 }
1582 spin_unlock_irq(&chip->reg_lock);
1583 if (!pending)
1584 return;
1585 cond_resched();
1586 }
1587}
1588
1589/* clear irq_pending flags and assure no on-going workq */
1590static void azx_clear_irq_pending(struct azx *chip)
1591{
1592 int i;
1593
1594 spin_lock_irq(&chip->reg_lock);
1595 for (i = 0; i < chip->num_streams; i++)
1596 chip->azx_dev[i].irq_pending = 0;
1597 spin_unlock_irq(&chip->reg_lock);
1598 flush_scheduled_work();
1da177e4
LT		 1599}
1600
a98f90fd 1601static struct snd_pcm_ops azx_pcm_ops = {
1da177e4
LT		 1602 .open = azx_pcm_open,
1603 .close = azx_pcm_close,
1604 .ioctl = snd_pcm_lib_ioctl,
1605 .hw_params = azx_pcm_hw_params,
1606 .hw_free = azx_pcm_hw_free,
1607 .prepare = azx_pcm_prepare,
1608 .trigger = azx_pcm_trigger,
1609 .pointer = azx_pcm_pointer,
4ce107b9 1610 .page = snd_pcm_sgbuf_ops_page,
1da177e4
LT		 1611};
1612
a98f90fd 1613static void azx_pcm_free(struct snd_pcm *pcm)
1da177e4
LT		 1614{
1615 kfree(pcm->private_data);
1616}
1617
a98f90fd 1618static int __devinit create_codec_pcm(struct azx *chip, struct hda_codec *codec,
7ba72ba1 1619 struct hda_pcm *cpcm)
1da177e4
LT		 1620{
1621 int err;
a98f90fd 1622 struct snd_pcm *pcm;
1da177e4
LT		 1623 struct azx_pcm *apcm;
1624
e08a007d
TI		 1625 /* if no substreams are defined for both playback and capture,
1626 * it's just a placeholder. ignore it.
1627 */
1628 if (!cpcm->stream[0].substreams && !cpcm->stream[1].substreams)
1629 return 0;
1630
1da177e4
LT		 1631 snd_assert(cpcm->name, return -EINVAL);
1632
7ba72ba1 1633 err = snd_pcm_new(chip->card, cpcm->name, cpcm->device,
d01ce99f
TI		 1634 cpcm->stream[0].substreams,
1635 cpcm->stream[1].substreams,
1da177e4
LT		 1636 &pcm);
1637 if (err < 0)
1638 return err;
1639 strcpy(pcm->name, cpcm->name);
1640 apcm = kmalloc(sizeof(*apcm), GFP_KERNEL);
1641 if (apcm == NULL)
1642 return -ENOMEM;
1643 apcm->chip = chip;
1644 apcm->codec = codec;
1645 apcm->hinfo[0] = &cpcm->stream[0];
1646 apcm->hinfo[1] = &cpcm->stream[1];
1647 pcm->private_data = apcm;
1648 pcm->private_free = azx_pcm_free;
1649 if (cpcm->stream[0].substreams)
1650 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &azx_pcm_ops);
1651 if (cpcm->stream[1].substreams)
1652 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &azx_pcm_ops);
4ce107b9 1653 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV_SG,
1da177e4 1654 snd_dma_pci_data(chip->pci),
b66b3cfe 1655 1024 * 64, 1024 * 1024);
7ba72ba1 1656 chip->pcm[cpcm->device] = pcm;
1da177e4
LT		 1657 return 0;
1658}
1659
a98f90fd 1660static int __devinit azx_pcm_create(struct azx *chip)
1da177e4 1661{
7ba72ba1
TI		 1662 static const char *dev_name[HDA_PCM_NTYPES] = {
1663 "Audio", "SPDIF", "HDMI", "Modem"
1664 };
1665 /* starting device index for each PCM type */
1666 static int dev_idx[HDA_PCM_NTYPES] = {
1667 [HDA_PCM_TYPE_AUDIO] = 0,
1668 [HDA_PCM_TYPE_SPDIF] = 1,
1669 [HDA_PCM_TYPE_HDMI] = 3,
1670 [HDA_PCM_TYPE_MODEM] = 6
1671 };
1672 /* normal audio device indices; not linear to keep compatibility */
1673 static int audio_idx[4] = { 0, 2, 4, 5 };
1da177e4
LT		 1674 struct hda_codec *codec;
1675 int c, err;
7ba72ba1 1676 int num_devs[HDA_PCM_NTYPES];
1da177e4 1677
d01ce99f
TI		 1678 err = snd_hda_build_pcms(chip->bus);
1679 if (err < 0)
1da177e4
LT		 1680 return err;
1681
ec9e1c5c 1682 /* create audio PCMs */
7ba72ba1 1683 memset(num_devs, 0, sizeof(num_devs));
33206e86 1684 list_for_each_entry(codec, &chip->bus->codec_list, list) {
ec9e1c5c 1685 for (c = 0; c < codec->num_pcms; c++) {
7ba72ba1
TI		 1686 struct hda_pcm *cpcm = &codec->pcm_info[c];
1687 int type = cpcm->pcm_type;
1688 switch (type) {
1689 case HDA_PCM_TYPE_AUDIO:
1690 if (num_devs[type] >= ARRAY_SIZE(audio_idx)) {
1691 snd_printk(KERN_WARNING
1692 "Too many audio devices\n");
1693 continue;
1694 }
1695 cpcm->device = audio_idx[num_devs[type]];
1696 break;
1697 case HDA_PCM_TYPE_SPDIF:
1698 case HDA_PCM_TYPE_HDMI:
1699 case HDA_PCM_TYPE_MODEM:
1700 if (num_devs[type]) {
1701 snd_printk(KERN_WARNING
1702 "%s already defined\n",
1703 dev_name[type]);
1704 continue;
1705 }
1706 cpcm->device = dev_idx[type];
1707 break;
1708 default:
1709 snd_printk(KERN_WARNING
1710 "Invalid PCM type %d\n", type);
1711 continue;
1da177e4 1712 }
7ba72ba1
TI		 1713 num_devs[type]++;
1714 err = create_codec_pcm(chip, codec, cpcm);
1da177e4
LT		 1715 if (err < 0)
1716 return err;
1da177e4
LT		 1717 }
1718 }
1719 return 0;
1720}
1721
1722/*
1723 * mixer creation - all stuff is implemented in hda module
1724 */
a98f90fd 1725static int __devinit azx_mixer_create(struct azx *chip)
1da177e4
LT		 1726{
1727 return snd_hda_build_controls(chip->bus);
1728}
1729
1730
1731/*
1732 * initialize SD streams
1733 */
a98f90fd 1734static int __devinit azx_init_stream(struct azx *chip)
1da177e4
LT		 1735{
1736 int i;
1737
1738 /* initialize each stream (aka device)
d01ce99f
TI		 1739 * assign the starting bdl address to each stream (device)
1740 * and initialize
1da177e4 1741 */
07e4ca50 1742 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 1743 struct azx_dev *azx_dev = &chip->azx_dev[i];
929861c6 1744 azx_dev->posbuf = (u32 __iomem *)(chip->posbuf.area + i * 8);
1da177e4
LT		 1745 /* offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
1746 azx_dev->sd_addr = chip->remap_addr + (0x20 * i + 0x80);
1747 /* int mask: SDI0=0x01, SDI1=0x02, ... SDO3=0x80 */
1748 azx_dev->sd_int_sta_mask = 1 << i;
1749 /* stream tag: must be non-zero and unique */
1750 azx_dev->index = i;
1751 azx_dev->stream_tag = i + 1;
1752 }
1753
1754 return 0;
1755}
1756
68e7fffc
TI		 1757static int azx_acquire_irq(struct azx *chip, int do_disconnect)
1758{
437a5a46
TI		 1759 if (request_irq(chip->pci->irq, azx_interrupt,
1760 chip->msi ? 0 : IRQF_SHARED,
68e7fffc
TI		 1761 "HDA Intel", chip)) {
1762 printk(KERN_ERR "hda-intel: unable to grab IRQ %d, "
1763 "disabling device\n", chip->pci->irq);
1764 if (do_disconnect)
1765 snd_card_disconnect(chip->card);
1766 return -1;
1767 }
1768 chip->irq = chip->pci->irq;
69e13418 1769 pci_intx(chip->pci, !chip->msi);
68e7fffc
TI		 1770 return 0;
1771}
1772
1da177e4 1773
cb53c626
TI		 1774static void azx_stop_chip(struct azx *chip)
1775{
95e99fda 1776 if (!chip->initialized)
cb53c626
TI		 1777 return;
1778
1779 /* disable interrupts */
1780 azx_int_disable(chip);
1781 azx_int_clear(chip);
1782
1783 /* disable CORB/RIRB */
1784 azx_free_cmd_io(chip);
1785
1786 /* disable position buffer */
1787 azx_writel(chip, DPLBASE, 0);
1788 azx_writel(chip, DPUBASE, 0);
1789
1790 chip->initialized = 0;
1791}
1792
1793#ifdef CONFIG_SND_HDA_POWER_SAVE
1794/* power-up/down the controller */
1795static void azx_power_notify(struct hda_codec *codec)
1796{
1797 struct azx *chip = codec->bus->private_data;
1798 struct hda_codec *c;
1799 int power_on = 0;
1800
1801 list_for_each_entry(c, &codec->bus->codec_list, list) {
1802 if (c->power_on) {
1803 power_on = 1;
1804 break;
1805 }
1806 }
1807 if (power_on)
1808 azx_init_chip(chip);
dee1b66c 1809 else if (chip->running && power_save_controller)
cb53c626 1810 azx_stop_chip(chip);
cb53c626
TI		 1811}
1812#endif /* CONFIG_SND_HDA_POWER_SAVE */
1813
1da177e4
LT		 1814#ifdef CONFIG_PM
1815/*
1816 * power management
1817 */
421a1252 1818static int azx_suspend(struct pci_dev *pci, pm_message_t state)
1da177e4 1819{
421a1252
TI		 1820 struct snd_card *card = pci_get_drvdata(pci);
1821 struct azx *chip = card->private_data;
1da177e4
LT		 1822 int i;
1823
421a1252 1824 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
9ad593f6 1825 azx_clear_irq_pending(chip);
7ba72ba1 1826 for (i = 0; i < AZX_MAX_PCMS; i++)
421a1252 1827 snd_pcm_suspend_all(chip->pcm[i]);
0b7a2e9c
TI		 1828 if (chip->initialized)
1829 snd_hda_suspend(chip->bus, state);
cb53c626 1830 azx_stop_chip(chip);
30b35399 1831 if (chip->irq >= 0) {
43001c95 1832 free_irq(chip->irq, chip);
30b35399
TI		 1833 chip->irq = -1;
1834 }
68e7fffc 1835 if (chip->msi)
43001c95 1836 pci_disable_msi(chip->pci);
421a1252
TI		 1837 pci_disable_device(pci);
1838 pci_save_state(pci);
30b35399 1839 pci_set_power_state(pci, pci_choose_state(pci, state));
1da177e4
LT		 1840 return 0;
1841}
1842
421a1252 1843static int azx_resume(struct pci_dev *pci)
1da177e4 1844{
421a1252
TI		 1845 struct snd_card *card = pci_get_drvdata(pci);
1846 struct azx *chip = card->private_data;
1da177e4 1847
30b35399 1848 pci_set_power_state(pci, PCI_D0);
421a1252 1849 pci_restore_state(pci);
30b35399
TI		 1850 if (pci_enable_device(pci) < 0) {
1851 printk(KERN_ERR "hda-intel: pci_enable_device failed, "
1852 "disabling device\n");
1853 snd_card_disconnect(card);
1854 return -EIO;
1855 }
1856 pci_set_master(pci);
68e7fffc
TI		 1857 if (chip->msi)
1858 if (pci_enable_msi(pci) < 0)
1859 chip->msi = 0;
1860 if (azx_acquire_irq(chip, 1) < 0)
30b35399 1861 return -EIO;
cb53c626 1862 azx_init_pci(chip);
d804ad92
ML		 1863
1864 if (snd_hda_codecs_inuse(chip->bus))
1865 azx_init_chip(chip);
1866
1da177e4 1867 snd_hda_resume(chip->bus);
421a1252 1868 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 1869 return 0;
1870}
1871#endif /* CONFIG_PM */
1872
1873
1874/*
1875 * destructor
1876 */
a98f90fd 1877static int azx_free(struct azx *chip)
1da177e4 1878{
4ce107b9
TI		 1879 int i;
1880
ce43fbae 1881 if (chip->initialized) {
9ad593f6 1882 azx_clear_irq_pending(chip);
07e4ca50 1883 for (i = 0; i < chip->num_streams; i++)
1da177e4 1884 azx_stream_stop(chip, &chip->azx_dev[i]);
cb53c626 1885 azx_stop_chip(chip);
1da177e4
LT		 1886 }
1887
f000fd80 1888 if (chip->irq >= 0)
1da177e4 1889 free_irq(chip->irq, (void*)chip);
68e7fffc 1890 if (chip->msi)
30b35399 1891 pci_disable_msi(chip->pci);
f079c25a
TI		 1892 if (chip->remap_addr)
1893 iounmap(chip->remap_addr);
1da177e4 1894
4ce107b9
TI		 1895 if (chip->azx_dev) {
1896 for (i = 0; i < chip->num_streams; i++)
1897 if (chip->azx_dev[i].bdl.area)
1898 snd_dma_free_pages(&chip->azx_dev[i].bdl);
1899 }
1da177e4
LT		 1900 if (chip->rb.area)
1901 snd_dma_free_pages(&chip->rb);
1da177e4
LT		 1902 if (chip->posbuf.area)
1903 snd_dma_free_pages(&chip->posbuf);
1da177e4
LT		 1904 pci_release_regions(chip->pci);
1905 pci_disable_device(chip->pci);
07e4ca50 1906 kfree(chip->azx_dev);
1da177e4
LT		 1907 kfree(chip);
1908
1909 return 0;
1910}
1911
a98f90fd 1912static int azx_dev_free(struct snd_device *device)
1da177e4
LT		 1913{
1914 return azx_free(device->device_data);
1915}
1916
3372a153
TI		 1917/*
1918 * white/black-listing for position_fix
1919 */
623ec047 1920static struct snd_pci_quirk position_fix_list[] __devinitdata = {
d2e1c973
TI		 1921 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
1922 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
1923 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
3372a153
TI		 1924 {}
1925};
1926
1927static int __devinit check_position_fix(struct azx *chip, int fix)
1928{
1929 const struct snd_pci_quirk *q;
1930
1931 if (fix == POS_FIX_AUTO) {
1932 q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
1933 if (q) {
669ba27a 1934 printk(KERN_INFO
3372a153
TI		 1935 "hda_intel: position_fix set to %d "
1936 "for device %04x:%04x\n",
1937 q->value, q->subvendor, q->subdevice);
1938 return q->value;
1939 }
1940 }
1941 return fix;
1942}
1943
669ba27a
TI		 1944/*
1945 * black-lists for probe_mask
1946 */
1947static struct snd_pci_quirk probe_mask_list[] __devinitdata = {
1948 /* Thinkpad often breaks the controller communication when accessing
1949 * to the non-working (or non-existing) modem codec slot.
1950 */
1951 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
1952 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
1953 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
1954 {}
1955};
1956
5aba4f8e 1957static void __devinit check_probe_mask(struct azx *chip, int dev)
669ba27a
TI		 1958{
1959 const struct snd_pci_quirk *q;
1960
5aba4f8e 1961 if (probe_mask[dev] == -1) {
669ba27a
TI		 1962 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
1963 if (q) {
1964 printk(KERN_INFO
1965 "hda_intel: probe_mask set to 0x%x "
1966 "for device %04x:%04x\n",
1967 q->value, q->subvendor, q->subdevice);
5aba4f8e 1968 probe_mask[dev] = q->value;
669ba27a
TI		 1969 }
1970 }
1971}
1972
1973
1da177e4
LT		 1974/*
1975 * constructor
1976 */
a98f90fd 1977static int __devinit azx_create(struct snd_card *card, struct pci_dev *pci,
5aba4f8e 1978 int dev, int driver_type,
a98f90fd 1979 struct azx **rchip)
1da177e4 1980{
a98f90fd 1981 struct azx *chip;
4ce107b9 1982 int i, err;
bcd72003 1983 unsigned short gcap;
a98f90fd 1984 static struct snd_device_ops ops = {
1da177e4
LT		 1985 .dev_free = azx_dev_free,
1986 };
1987
1988 *rchip = NULL;
bcd72003 1989
927fc866
PM		 1990 err = pci_enable_device(pci);
1991 if (err < 0)
1da177e4
LT		 1992 return err;
1993
e560d8d8 1994 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
927fc866 1995 if (!chip) {
1da177e4
LT		 1996 snd_printk(KERN_ERR SFX "cannot allocate chip\n");
1997 pci_disable_device(pci);
1998 return -ENOMEM;
1999 }
2000
2001 spin_lock_init(&chip->reg_lock);
62932df8 2002 mutex_init(&chip->open_mutex);
1da177e4
LT		 2003 chip->card = card;
2004 chip->pci = pci;
2005 chip->irq = -1;
07e4ca50 2006 chip->driver_type = driver_type;
134a11f0 2007 chip->msi = enable_msi;
555e219f 2008 chip->dev_index = dev;
9ad593f6 2009 INIT_WORK(&chip->irq_pending_work, azx_irq_pending_work);
1da177e4 2010
5aba4f8e
TI		 2011 chip->position_fix = check_position_fix(chip, position_fix[dev]);
2012 check_probe_mask(chip, dev);
3372a153 2013
27346166 2014 chip->single_cmd = single_cmd;
c74db86b 2015
07e4ca50
TI		 2016#if BITS_PER_LONG != 64
2017 /* Fix up base address on ULI M5461 */
2018 if (chip->driver_type == AZX_DRIVER_ULI) {
2019 u16 tmp3;
2020 pci_read_config_word(pci, 0x40, &tmp3);
2021 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
2022 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
2023 }
2024#endif
2025
927fc866
PM		 2026 err = pci_request_regions(pci, "ICH HD audio");
2027 if (err < 0) {
1da177e4
LT		 2028 kfree(chip);
2029 pci_disable_device(pci);
2030 return err;
2031 }
2032
927fc866 2033 chip->addr = pci_resource_start(pci, 0);
1da177e4
LT		 2034 chip->remap_addr = ioremap_nocache(chip->addr, pci_resource_len(pci,0));
2035 if (chip->remap_addr == NULL) {
2036 snd_printk(KERN_ERR SFX "ioremap error\n");
2037 err = -ENXIO;
2038 goto errout;
2039 }
2040
68e7fffc
TI		 2041 if (chip->msi)
2042 if (pci_enable_msi(pci) < 0)
2043 chip->msi = 0;
7376d013 2044
68e7fffc 2045 if (azx_acquire_irq(chip, 0) < 0) {
1da177e4
LT		 2046 err = -EBUSY;
2047 goto errout;
2048 }
1da177e4
LT		 2049
2050 pci_set_master(pci);
2051 synchronize_irq(chip->irq);
2052
bcd72003
TD		 2053 gcap = azx_readw(chip, GCAP);
2054 snd_printdd("chipset global capabilities = 0x%x\n", gcap);
2055
cf7aaca8
TI		 2056 /* allow 64bit DMA address if supported by H/W */
2057 if ((gcap & 0x01) && !pci_set_dma_mask(pci, DMA_64BIT_MASK))
2058 pci_set_consistent_dma_mask(pci, DMA_64BIT_MASK);
2059
8b6ed8e7
TI		 2060 /* read number of streams from GCAP register instead of using
2061 * hardcoded value
2062 */
2063 chip->capture_streams = (gcap >> 8) & 0x0f;
2064 chip->playback_streams = (gcap >> 12) & 0x0f;
2065 if (!chip->playback_streams && !chip->capture_streams) {
bcd72003
TD		 2066 /* gcap didn't give any info, switching to old method */
2067
2068 switch (chip->driver_type) {
2069 case AZX_DRIVER_ULI:
2070 chip->playback_streams = ULI_NUM_PLAYBACK;
2071 chip->capture_streams = ULI_NUM_CAPTURE;
bcd72003
TD		 2072 break;
2073 case AZX_DRIVER_ATIHDMI:
2074 chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
2075 chip->capture_streams = ATIHDMI_NUM_CAPTURE;
bcd72003
TD		 2076 break;
2077 default:
2078 chip->playback_streams = ICH6_NUM_PLAYBACK;
2079 chip->capture_streams = ICH6_NUM_CAPTURE;
bcd72003
TD		 2080 break;
2081 }
07e4ca50 2082 }
8b6ed8e7
TI		 2083 chip->capture_index_offset = 0;
2084 chip->playback_index_offset = chip->capture_streams;
07e4ca50 2085 chip->num_streams = chip->playback_streams + chip->capture_streams;
d01ce99f
TI		 2086 chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev),
2087 GFP_KERNEL);
927fc866 2088 if (!chip->azx_dev) {
07e4ca50
TI		 2089 snd_printk(KERN_ERR "cannot malloc azx_dev\n");
2090 goto errout;
2091 }
2092
4ce107b9
TI		 2093 for (i = 0; i < chip->num_streams; i++) {
2094 /* allocate memory for the BDL for each stream */
2095 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2096 snd_dma_pci_data(chip->pci),
2097 BDL_SIZE, &chip->azx_dev[i].bdl);
2098 if (err < 0) {
2099 snd_printk(KERN_ERR SFX "cannot allocate BDL\n");
2100 goto errout;
2101 }
1da177e4 2102 }
0be3b5d3 2103 /* allocate memory for the position buffer */
d01ce99f
TI		 2104 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
2105 snd_dma_pci_data(chip->pci),
2106 chip->num_streams * 8, &chip->posbuf);
2107 if (err < 0) {
0be3b5d3
TI		 2108 snd_printk(KERN_ERR SFX "cannot allocate posbuf\n");
2109 goto errout;
1da177e4 2110 }
1da177e4 2111 /* allocate CORB/RIRB */
d01ce99f
TI		 2112 if (!chip->single_cmd) {
2113 err = azx_alloc_cmd_io(chip);
2114 if (err < 0)
27346166 2115 goto errout;
d01ce99f 2116 }
1da177e4
LT		 2117
2118 /* initialize streams */
2119 azx_init_stream(chip);
2120
2121 /* initialize chip */
cb53c626 2122 azx_init_pci(chip);
1da177e4
LT		 2123 azx_init_chip(chip);
2124
2125 /* codec detection */
927fc866 2126 if (!chip->codec_mask) {
1da177e4
LT		 2127 snd_printk(KERN_ERR SFX "no codecs found!\n");
2128 err = -ENODEV;
2129 goto errout;
2130 }
2131
d01ce99f
TI		 2132 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
2133 if (err <0) {
1da177e4
LT		 2134 snd_printk(KERN_ERR SFX "Error creating device [card]!\n");
2135 goto errout;
2136 }
2137
07e4ca50
TI		 2138 strcpy(card->driver, "HDA-Intel");
2139 strcpy(card->shortname, driver_short_names[chip->driver_type]);
d01ce99f
TI		 2140 sprintf(card->longname, "%s at 0x%lx irq %i",
2141 card->shortname, chip->addr, chip->irq);
07e4ca50 2142
1da177e4
LT		 2143 *rchip = chip;
2144 return 0;
2145
2146 errout:
2147 azx_free(chip);
2148 return err;
2149}
2150
cb53c626
TI		 2151static void power_down_all_codecs(struct azx *chip)
2152{
2153#ifdef CONFIG_SND_HDA_POWER_SAVE
2154 /* The codecs were powered up in snd_hda_codec_new().
2155 * Now all initialization done, so turn them down if possible
2156 */
2157 struct hda_codec *codec;
2158 list_for_each_entry(codec, &chip->bus->codec_list, list) {
2159 snd_hda_power_down(codec);
2160 }
2161#endif
2162}
2163
d01ce99f
TI		 2164static int __devinit azx_probe(struct pci_dev *pci,
2165 const struct pci_device_id *pci_id)
1da177e4 2166{
5aba4f8e 2167 static int dev;
a98f90fd
TI		 2168 struct snd_card *card;
2169 struct azx *chip;
927fc866 2170 int err;
1da177e4 2171
5aba4f8e
TI		 2172 if (dev >= SNDRV_CARDS)
2173 return -ENODEV;
2174 if (!enable[dev]) {
2175 dev++;
2176 return -ENOENT;
2177 }
2178
2179 card = snd_card_new(index[dev], id[dev], THIS_MODULE, 0);
927fc866 2180 if (!card) {
1da177e4
LT		 2181 snd_printk(KERN_ERR SFX "Error creating card!\n");
2182 return -ENOMEM;
2183 }
2184
5aba4f8e 2185 err = azx_create(card, pci, dev, pci_id->driver_data, &chip);
927fc866 2186 if (err < 0) {
1da177e4
LT		 2187 snd_card_free(card);
2188 return err;
2189 }
421a1252 2190 card->private_data = chip;
1da177e4 2191
1da177e4 2192 /* create codec instances */
5aba4f8e 2193 err = azx_codec_create(chip, model[dev], probe_mask[dev]);
d01ce99f 2194 if (err < 0) {
1da177e4
LT		 2195 snd_card_free(card);
2196 return err;
2197 }
2198
2199 /* create PCM streams */
d01ce99f
TI		 2200 err = azx_pcm_create(chip);
2201 if (err < 0) {
1da177e4
LT		 2202 snd_card_free(card);
2203 return err;
2204 }
2205
2206 /* create mixer controls */
d01ce99f
TI		 2207 err = azx_mixer_create(chip);
2208 if (err < 0) {
1da177e4
LT		 2209 snd_card_free(card);
2210 return err;
2211 }
2212
1da177e4
LT		 2213 snd_card_set_dev(card, &pci->dev);
2214
d01ce99f
TI		 2215 err = snd_card_register(card);
2216 if (err < 0) {
1da177e4
LT		 2217 snd_card_free(card);
2218 return err;
2219 }
2220
2221 pci_set_drvdata(pci, card);
cb53c626
TI		 2222 chip->running = 1;
2223 power_down_all_codecs(chip);
1da177e4 2224
e25bcdba 2225 dev++;
1da177e4
LT		 2226 return err;
2227}
2228
2229static void __devexit azx_remove(struct pci_dev *pci)
2230{
2231 snd_card_free(pci_get_drvdata(pci));
2232 pci_set_drvdata(pci, NULL);
2233}
2234
2235/* PCI IDs */
f40b6890 2236static struct pci_device_id azx_ids[] = {
87218e9c
TI		 2237 /* ICH 6..10 */
2238 { PCI_DEVICE(0x8086, 0x2668), .driver_data = AZX_DRIVER_ICH },
2239 { PCI_DEVICE(0x8086, 0x27d8), .driver_data = AZX_DRIVER_ICH },
2240 { PCI_DEVICE(0x8086, 0x269a), .driver_data = AZX_DRIVER_ICH },
2241 { PCI_DEVICE(0x8086, 0x284b), .driver_data = AZX_DRIVER_ICH },
abbc9d1b 2242 { PCI_DEVICE(0x8086, 0x2911), .driver_data = AZX_DRIVER_ICH },
87218e9c
TI		 2243 { PCI_DEVICE(0x8086, 0x293e), .driver_data = AZX_DRIVER_ICH },
2244 { PCI_DEVICE(0x8086, 0x293f), .driver_data = AZX_DRIVER_ICH },
2245 { PCI_DEVICE(0x8086, 0x3a3e), .driver_data = AZX_DRIVER_ICH },
2246 { PCI_DEVICE(0x8086, 0x3a6e), .driver_data = AZX_DRIVER_ICH },
2247 /* SCH */
2248 { PCI_DEVICE(0x8086, 0x811b), .driver_data = AZX_DRIVER_SCH },
2249 /* ATI SB 450/600 */
2250 { PCI_DEVICE(0x1002, 0x437b), .driver_data = AZX_DRIVER_ATI },
2251 { PCI_DEVICE(0x1002, 0x4383), .driver_data = AZX_DRIVER_ATI },
2252 /* ATI HDMI */
2253 { PCI_DEVICE(0x1002, 0x793b), .driver_data = AZX_DRIVER_ATIHDMI },
2254 { PCI_DEVICE(0x1002, 0x7919), .driver_data = AZX_DRIVER_ATIHDMI },
2255 { PCI_DEVICE(0x1002, 0x960f), .driver_data = AZX_DRIVER_ATIHDMI },
2256 { PCI_DEVICE(0x1002, 0xaa00), .driver_data = AZX_DRIVER_ATIHDMI },
2257 { PCI_DEVICE(0x1002, 0xaa08), .driver_data = AZX_DRIVER_ATIHDMI },
2258 { PCI_DEVICE(0x1002, 0xaa10), .driver_data = AZX_DRIVER_ATIHDMI },
2259 { PCI_DEVICE(0x1002, 0xaa18), .driver_data = AZX_DRIVER_ATIHDMI },
2260 { PCI_DEVICE(0x1002, 0xaa20), .driver_data = AZX_DRIVER_ATIHDMI },
2261 { PCI_DEVICE(0x1002, 0xaa28), .driver_data = AZX_DRIVER_ATIHDMI },
2262 { PCI_DEVICE(0x1002, 0xaa30), .driver_data = AZX_DRIVER_ATIHDMI },
2263 { PCI_DEVICE(0x1002, 0xaa38), .driver_data = AZX_DRIVER_ATIHDMI },
2264 { PCI_DEVICE(0x1002, 0xaa40), .driver_data = AZX_DRIVER_ATIHDMI },
2265 { PCI_DEVICE(0x1002, 0xaa48), .driver_data = AZX_DRIVER_ATIHDMI },
2266 /* VIA VT8251/VT8237A */
2267 { PCI_DEVICE(0x1106, 0x3288), .driver_data = AZX_DRIVER_VIA },
2268 /* SIS966 */
2269 { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
2270 /* ULI M5461 */
2271 { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
2272 /* NVIDIA MCP */
2273 { PCI_DEVICE(0x10de, 0x026c), .driver_data = AZX_DRIVER_NVIDIA },
2274 { PCI_DEVICE(0x10de, 0x0371), .driver_data = AZX_DRIVER_NVIDIA },
2275 { PCI_DEVICE(0x10de, 0x03e4), .driver_data = AZX_DRIVER_NVIDIA },
2276 { PCI_DEVICE(0x10de, 0x03f0), .driver_data = AZX_DRIVER_NVIDIA },
2277 { PCI_DEVICE(0x10de, 0x044a), .driver_data = AZX_DRIVER_NVIDIA },
2278 { PCI_DEVICE(0x10de, 0x044b), .driver_data = AZX_DRIVER_NVIDIA },
2279 { PCI_DEVICE(0x10de, 0x055c), .driver_data = AZX_DRIVER_NVIDIA },
2280 { PCI_DEVICE(0x10de, 0x055d), .driver_data = AZX_DRIVER_NVIDIA },
2281 { PCI_DEVICE(0x10de, 0x0774), .driver_data = AZX_DRIVER_NVIDIA },
2282 { PCI_DEVICE(0x10de, 0x0775), .driver_data = AZX_DRIVER_NVIDIA },
2283 { PCI_DEVICE(0x10de, 0x0776), .driver_data = AZX_DRIVER_NVIDIA },
2284 { PCI_DEVICE(0x10de, 0x0777), .driver_data = AZX_DRIVER_NVIDIA },
2285 { PCI_DEVICE(0x10de, 0x07fc), .driver_data = AZX_DRIVER_NVIDIA },
2286 { PCI_DEVICE(0x10de, 0x07fd), .driver_data = AZX_DRIVER_NVIDIA },
2287 { PCI_DEVICE(0x10de, 0x0ac0), .driver_data = AZX_DRIVER_NVIDIA },
2288 { PCI_DEVICE(0x10de, 0x0ac1), .driver_data = AZX_DRIVER_NVIDIA },
2289 { PCI_DEVICE(0x10de, 0x0ac2), .driver_data = AZX_DRIVER_NVIDIA },
2290 { PCI_DEVICE(0x10de, 0x0ac3), .driver_data = AZX_DRIVER_NVIDIA },
487145a1
PC		 2291 { PCI_DEVICE(0x10de, 0x0bd4), .driver_data = AZX_DRIVER_NVIDIA },
2292 { PCI_DEVICE(0x10de, 0x0bd5), .driver_data = AZX_DRIVER_NVIDIA },
2293 { PCI_DEVICE(0x10de, 0x0bd6), .driver_data = AZX_DRIVER_NVIDIA },
2294 { PCI_DEVICE(0x10de, 0x0bd7), .driver_data = AZX_DRIVER_NVIDIA },
f269002e
KY		 2295 /* Teradici */
2296 { PCI_DEVICE(0x6549, 0x1200), .driver_data = AZX_DRIVER_TERA },
1da177e4
LT		 2297 { 0, }
2298};
2299MODULE_DEVICE_TABLE(pci, azx_ids);
2300
2301/* pci_driver definition */
2302static struct pci_driver driver = {
2303 .name = "HDA Intel",
2304 .id_table = azx_ids,
2305 .probe = azx_probe,
2306 .remove = __devexit_p(azx_remove),
421a1252
TI		 2307#ifdef CONFIG_PM
2308 .suspend = azx_suspend,
2309 .resume = azx_resume,
2310#endif
1da177e4
LT		 2311};
2312
2313static int __init alsa_card_azx_init(void)
2314{
01d25d46 2315 return pci_register_driver(&driver);
1da177e4
LT		 2316}
2317
2318static void __exit alsa_card_azx_exit(void)
2319{
2320 pci_unregister_driver(&driver);
2321}
2322
2323module_init(alsa_card_azx_init)
2324module_exit(alsa_card_azx_exit)
Linux kernel - Deliverables
This page took 0.628938 seconds and 5 git commands to generate.