Commit | Line | Data |
---|---|---|
e5f14248 TI |
1 | /* |
2 | * HD audio interface patch for Cirrus Logic CS420x chip | |
3 | * | |
4 | * Copyright (c) 2009 Takashi Iwai <tiwai@suse.de> | |
5 | * | |
6 | * This driver is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This driver is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
19 | */ | |
20 | ||
21 | #include <linux/init.h> | |
e5f14248 | 22 | #include <linux/slab.h> |
da155d5b | 23 | #include <linux/module.h> |
e5f14248 | 24 | #include <sound/core.h> |
1077a024 | 25 | #include <sound/tlv.h> |
e5f14248 TI |
26 | #include "hda_codec.h" |
27 | #include "hda_local.h" | |
128bc4ba | 28 | #include "hda_auto_parser.h" |
1835a0f9 | 29 | #include "hda_jack.h" |
1077a024 | 30 | #include "hda_generic.h" |
e5f14248 TI |
31 | |
32 | /* | |
33 | */ | |
34 | ||
35 | struct cs_spec { | |
1077a024 | 36 | struct hda_gen_spec gen; |
e5f14248 | 37 | |
ed208255 TI |
38 | unsigned int gpio_mask; |
39 | unsigned int gpio_dir; | |
40 | unsigned int gpio_data; | |
6dfeb703 TI |
41 | unsigned int gpio_eapd_hp; /* EAPD GPIO bit for headphones */ |
42 | unsigned int gpio_eapd_speaker; /* EAPD GPIO bit for speakers */ | |
ed208255 | 43 | |
56487c27 TH |
44 | /* CS421x */ |
45 | unsigned int spdif_detect:1; | |
1077a024 | 46 | unsigned int spdif_present:1; |
56487c27 TH |
47 | unsigned int sense_b:1; |
48 | hda_nid_t vendor_nid; | |
0c52db8c TI |
49 | |
50 | /* for MBP SPDIF control */ | |
51 | int (*spdif_sw_put)(struct snd_kcontrol *kcontrol, | |
52 | struct snd_ctl_elem_value *ucontrol); | |
e5f14248 TI |
53 | }; |
54 | ||
56487c27 | 55 | /* available models with CS420x */ |
a6bae205 | 56 | enum { |
4e7d7c60 | 57 | CS420X_MBP53, |
a6bae205 | 58 | CS420X_MBP55, |
1a5ba2e9 | 59 | CS420X_IMAC27, |
b35aabd7 TI |
60 | CS420X_GPIO_13, |
61 | CS420X_GPIO_23, | |
ef596a57 | 62 | CS420X_MBP101, |
ffe4d12b | 63 | CS420X_MBP81, |
6ab982e8 | 64 | CS420X_MBA42, |
a6bae205 | 65 | CS420X_AUTO, |
03efce75 TI |
66 | /* aliases */ |
67 | CS420X_IMAC27_122 = CS420X_GPIO_23, | |
68 | CS420X_APPLE = CS420X_GPIO_13, | |
a6bae205 TI |
69 | }; |
70 | ||
56487c27 TH |
71 | /* CS421x boards */ |
72 | enum { | |
73 | CS421X_CDB4210, | |
b35aabd7 | 74 | CS421X_SENSE_B, |
4af16107 | 75 | CS421X_STUMPY, |
56487c27 TH |
76 | }; |
77 | ||
40c20fa0 TI |
78 | /* Vendor-specific processing widget */ |
79 | #define CS420X_VENDOR_NID 0x11 | |
80 | #define CS_DIG_OUT1_PIN_NID 0x10 | |
81 | #define CS_DIG_OUT2_PIN_NID 0x15 | |
16337e02 DB |
82 | #define CS_DMIC1_PIN_NID 0x0e |
83 | #define CS_DMIC2_PIN_NID 0x12 | |
40c20fa0 TI |
84 | |
85 | /* coef indices */ | |
86 | #define IDX_SPDIF_STAT 0x0000 | |
87 | #define IDX_SPDIF_CTL 0x0001 | |
88 | #define IDX_ADC_CFG 0x0002 | |
89 | /* SZC bitmask, 4 modes below: | |
90 | * 0 = immediate, | |
91 | * 1 = digital immediate, analog zero-cross | |
92 | * 2 = digtail & analog soft-ramp | |
93 | * 3 = digital soft-ramp, analog zero-cross | |
94 | */ | |
95 | #define CS_COEF_ADC_SZC_MASK (3 << 0) | |
96 | #define CS_COEF_ADC_MIC_SZC_MODE (3 << 0) /* SZC setup for mic */ | |
97 | #define CS_COEF_ADC_LI_SZC_MODE (3 << 0) /* SZC setup for line-in */ | |
98 | /* PGA mode: 0 = differential, 1 = signle-ended */ | |
99 | #define CS_COEF_ADC_MIC_PGA_MODE (1 << 5) /* PGA setup for mic */ | |
100 | #define CS_COEF_ADC_LI_PGA_MODE (1 << 6) /* PGA setup for line-in */ | |
101 | #define IDX_DAC_CFG 0x0003 | |
102 | /* SZC bitmask, 4 modes below: | |
103 | * 0 = Immediate | |
104 | * 1 = zero-cross | |
105 | * 2 = soft-ramp | |
106 | * 3 = soft-ramp on zero-cross | |
107 | */ | |
108 | #define CS_COEF_DAC_HP_SZC_MODE (3 << 0) /* nid 0x02 */ | |
109 | #define CS_COEF_DAC_LO_SZC_MODE (3 << 2) /* nid 0x03 */ | |
110 | #define CS_COEF_DAC_SPK_SZC_MODE (3 << 4) /* nid 0x04 */ | |
111 | ||
112 | #define IDX_BEEP_CFG 0x0004 | |
113 | /* 0x0008 - test reg key */ | |
114 | /* 0x0009 - 0x0014 -> 12 test regs */ | |
115 | /* 0x0015 - visibility reg */ | |
116 | ||
b5bf0a92 BW |
117 | /* Cirrus Logic CS4208 */ |
118 | #define CS4208_VENDOR_NID 0x24 | |
119 | ||
56487c27 TH |
120 | /* |
121 | * Cirrus Logic CS4210 | |
122 | * | |
123 | * 1 DAC => HP(sense) / Speakers, | |
124 | * 1 ADC <= LineIn(sense) / MicIn / DMicIn, | |
125 | * 1 SPDIF OUT => SPDIF Trasmitter(sense) | |
126 | */ | |
127 | #define CS4210_DAC_NID 0x02 | |
128 | #define CS4210_ADC_NID 0x03 | |
5660ffd0 | 129 | #define CS4210_VENDOR_NID 0x0B |
56487c27 TH |
130 | #define CS421X_DMIC_PIN_NID 0x09 /* Port E */ |
131 | #define CS421X_SPDIF_PIN_NID 0x0A /* Port H */ | |
132 | ||
1077a024 TI |
133 | #define CS421X_IDX_DEV_CFG 0x01 |
134 | #define CS421X_IDX_ADC_CFG 0x02 | |
135 | #define CS421X_IDX_DAC_CFG 0x03 | |
136 | #define CS421X_IDX_SPK_CTL 0x04 | |
e5f14248 | 137 | |
1077a024 TI |
138 | /* Cirrus Logic CS4213 is like CS4210 but does not have SPDIF input/output */ |
139 | #define CS4213_VENDOR_NID 0x09 | |
e5f14248 | 140 | |
21a4dc43 | 141 | |
1077a024 | 142 | static inline int cs_vendor_coef_get(struct hda_codec *codec, unsigned int idx) |
e5f14248 TI |
143 | { |
144 | struct cs_spec *spec = codec->spec; | |
1077a024 TI |
145 | snd_hda_codec_write(codec, spec->vendor_nid, 0, |
146 | AC_VERB_SET_COEF_INDEX, idx); | |
147 | return snd_hda_codec_read(codec, spec->vendor_nid, 0, | |
148 | AC_VERB_GET_PROC_COEF, 0); | |
e5f14248 TI |
149 | } |
150 | ||
1077a024 TI |
151 | static inline void cs_vendor_coef_set(struct hda_codec *codec, unsigned int idx, |
152 | unsigned int coef) | |
e5f14248 TI |
153 | { |
154 | struct cs_spec *spec = codec->spec; | |
1077a024 TI |
155 | snd_hda_codec_write(codec, spec->vendor_nid, 0, |
156 | AC_VERB_SET_COEF_INDEX, idx); | |
157 | snd_hda_codec_write(codec, spec->vendor_nid, 0, | |
158 | AC_VERB_SET_PROC_COEF, coef); | |
e5f14248 TI |
159 | } |
160 | ||
21a4dc43 TI |
161 | /* |
162 | * auto-mute and auto-mic switching | |
56487c27 TH |
163 | * CS421x auto-output redirecting |
164 | * HP/SPK/SPDIF | |
21a4dc43 TI |
165 | */ |
166 | ||
1077a024 | 167 | static void cs_automute(struct hda_codec *codec) |
e5f14248 TI |
168 | { |
169 | struct cs_spec *spec = codec->spec; | |
e5f14248 | 170 | |
1077a024 TI |
171 | /* mute HPs if spdif jack (SENSE_B) is present */ |
172 | spec->gen.master_mute = !!(spec->spdif_present && spec->sense_b); | |
56487c27 | 173 | |
1077a024 | 174 | snd_hda_gen_update_outputs(codec); |
78e2a928 | 175 | |
be8cf445 | 176 | if (spec->gpio_eapd_hp || spec->gpio_eapd_speaker) { |
039eb753 | 177 | spec->gpio_data = spec->gen.hp_jack_present ? |
6dfeb703 | 178 | spec->gpio_eapd_hp : spec->gpio_eapd_speaker; |
3a385167 | 179 | snd_hda_codec_write(codec, 0x01, 0, |
039eb753 | 180 | AC_VERB_SET_GPIO_DATA, spec->gpio_data); |
3a385167 | 181 | } |
e5f14248 TI |
182 | } |
183 | ||
1077a024 | 184 | static bool is_active_pin(struct hda_codec *codec, hda_nid_t nid) |
e5f14248 | 185 | { |
1077a024 TI |
186 | unsigned int val; |
187 | val = snd_hda_codec_get_pincfg(codec, nid); | |
188 | return (get_defcfg_connect(val) != AC_JACK_PORT_NONE); | |
e5f14248 TI |
189 | } |
190 | ||
1077a024 | 191 | static void init_input_coef(struct hda_codec *codec) |
e5f14248 TI |
192 | { |
193 | struct cs_spec *spec = codec->spec; | |
40c20fa0 | 194 | unsigned int coef; |
e5f14248 | 195 | |
5660ffd0 DH |
196 | /* CS420x has multiple ADC, CS421x has single ADC */ |
197 | if (spec->vendor_nid == CS420X_VENDOR_NID) { | |
16337e02 | 198 | coef = cs_vendor_coef_get(codec, IDX_BEEP_CFG); |
56487c27 | 199 | if (is_active_pin(codec, CS_DMIC2_PIN_NID)) |
16337e02 | 200 | coef |= 1 << 4; /* DMIC2 2 chan on, GPIO1 off */ |
56487c27 | 201 | if (is_active_pin(codec, CS_DMIC1_PIN_NID)) |
16337e02 | 202 | coef |= 1 << 3; /* DMIC1 2 chan on, GPIO0 off |
56487c27 TH |
203 | * No effect if SPDIF_OUT2 is |
204 | * selected in IDX_SPDIF_CTL. | |
205 | */ | |
16337e02 DB |
206 | |
207 | cs_vendor_coef_set(codec, IDX_BEEP_CFG, coef); | |
56487c27 | 208 | } |
40c20fa0 TI |
209 | } |
210 | ||
c42d4782 | 211 | static const struct hda_verb cs_coef_init_verbs[] = { |
40c20fa0 TI |
212 | {0x11, AC_VERB_SET_PROC_STATE, 1}, |
213 | {0x11, AC_VERB_SET_COEF_INDEX, IDX_DAC_CFG}, | |
214 | {0x11, AC_VERB_SET_PROC_COEF, | |
215 | (0x002a /* DAC1/2/3 SZCMode Soft Ramp */ | |
216 | | 0x0040 /* Mute DACs on FIFO error */ | |
217 | | 0x1000 /* Enable DACs High Pass Filter */ | |
218 | | 0x0400 /* Disable Coefficient Auto increment */ | |
219 | )}, | |
829e87e0 TI |
220 | /* ADC1/2 - Digital and Analog Soft Ramp */ |
221 | {0x11, AC_VERB_SET_COEF_INDEX, IDX_ADC_CFG}, | |
222 | {0x11, AC_VERB_SET_PROC_COEF, 0x000a}, | |
40c20fa0 | 223 | /* Beep */ |
5a83b4b5 | 224 | {0x11, AC_VERB_SET_COEF_INDEX, IDX_BEEP_CFG}, |
40c20fa0 TI |
225 | {0x11, AC_VERB_SET_PROC_COEF, 0x0007}, /* Enable Beep thru DAC1/2/3 */ |
226 | ||
227 | {} /* terminator */ | |
228 | }; | |
229 | ||
b5bf0a92 BW |
230 | static const struct hda_verb cs4208_coef_init_verbs[] = { |
231 | {0x01, AC_VERB_SET_POWER_STATE, 0x00}, /* AFG: D0 */ | |
232 | {0x24, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */ | |
233 | {0x24, AC_VERB_SET_COEF_INDEX, 0x0033}, | |
234 | {0x24, AC_VERB_SET_PROC_COEF, 0x0001}, /* A1 ICS */ | |
235 | {0x24, AC_VERB_SET_COEF_INDEX, 0x0034}, | |
236 | {0x24, AC_VERB_SET_PROC_COEF, 0x1C01}, /* A1 Enable, A Thresh = 300mV */ | |
237 | {} /* terminator */ | |
238 | }; | |
239 | ||
a769cbcf BA |
240 | /* Errata: CS4207 rev C0/C1/C2 Silicon |
241 | * | |
242 | * http://www.cirrus.com/en/pubs/errata/ER880C3.pdf | |
243 | * | |
244 | * 6. At high temperature (TA > +85°C), the digital supply current (IVD) | |
245 | * may be excessive (up to an additional 200 μA), which is most easily | |
246 | * observed while the part is being held in reset (RESET# active low). | |
247 | * | |
248 | * Root Cause: At initial powerup of the device, the logic that drives | |
249 | * the clock and write enable to the S/PDIF SRC RAMs is not properly | |
250 | * initialized. | |
251 | * Certain random patterns will cause a steady leakage current in those | |
252 | * RAM cells. The issue will resolve once the SRCs are used (turned on). | |
253 | * | |
254 | * Workaround: The following verb sequence briefly turns on the S/PDIF SRC | |
255 | * blocks, which will alleviate the issue. | |
256 | */ | |
257 | ||
c42d4782 | 258 | static const struct hda_verb cs_errata_init_verbs[] = { |
a769cbcf BA |
259 | {0x01, AC_VERB_SET_POWER_STATE, 0x00}, /* AFG: D0 */ |
260 | {0x11, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */ | |
261 | ||
262 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0008}, | |
263 | {0x11, AC_VERB_SET_PROC_COEF, 0x9999}, | |
264 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0017}, | |
265 | {0x11, AC_VERB_SET_PROC_COEF, 0xa412}, | |
266 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0001}, | |
267 | {0x11, AC_VERB_SET_PROC_COEF, 0x0009}, | |
268 | ||
269 | {0x07, AC_VERB_SET_POWER_STATE, 0x00}, /* S/PDIF Rx: D0 */ | |
270 | {0x08, AC_VERB_SET_POWER_STATE, 0x00}, /* S/PDIF Tx: D0 */ | |
271 | ||
272 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0017}, | |
273 | {0x11, AC_VERB_SET_PROC_COEF, 0x2412}, | |
274 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0008}, | |
275 | {0x11, AC_VERB_SET_PROC_COEF, 0x0000}, | |
276 | {0x11, AC_VERB_SET_COEF_INDEX, 0x0001}, | |
277 | {0x11, AC_VERB_SET_PROC_COEF, 0x0008}, | |
278 | {0x11, AC_VERB_SET_PROC_STATE, 0x00}, | |
279 | ||
38c07641 | 280 | #if 0 /* Don't to set to D3 as we are in power-up sequence */ |
a769cbcf BA |
281 | {0x07, AC_VERB_SET_POWER_STATE, 0x03}, /* S/PDIF Rx: D3 */ |
282 | {0x08, AC_VERB_SET_POWER_STATE, 0x03}, /* S/PDIF Tx: D3 */ | |
283 | /*{0x01, AC_VERB_SET_POWER_STATE, 0x03},*/ /* AFG: D3 This is already handled */ | |
38c07641 | 284 | #endif |
a769cbcf BA |
285 | |
286 | {} /* terminator */ | |
287 | }; | |
288 | ||
40c20fa0 | 289 | /* SPDIF setup */ |
1077a024 | 290 | static void init_digital_coef(struct hda_codec *codec) |
40c20fa0 TI |
291 | { |
292 | unsigned int coef; | |
293 | ||
294 | coef = 0x0002; /* SRC_MUTE soft-mute on SPDIF (if no lock) */ | |
295 | coef |= 0x0008; /* Replace with mute on error */ | |
296 | if (is_active_pin(codec, CS_DIG_OUT2_PIN_NID)) | |
297 | coef |= 0x4000; /* RX to TX1 or TX2 Loopthru / SPDIF2 | |
298 | * SPDIF_OUT2 is shared with GPIO1 and | |
299 | * DMIC_SDA2. | |
300 | */ | |
301 | cs_vendor_coef_set(codec, IDX_SPDIF_CTL, coef); | |
e5f14248 TI |
302 | } |
303 | ||
304 | static int cs_init(struct hda_codec *codec) | |
305 | { | |
306 | struct cs_spec *spec = codec->spec; | |
307 | ||
be8cf445 TI |
308 | if (spec->vendor_nid == CS420X_VENDOR_NID) { |
309 | /* init_verb sequence for C0/C1/C2 errata*/ | |
310 | snd_hda_sequence_write(codec, cs_errata_init_verbs); | |
311 | snd_hda_sequence_write(codec, cs_coef_init_verbs); | |
b5bf0a92 BW |
312 | } else if (spec->vendor_nid == CS4208_VENDOR_NID) { |
313 | snd_hda_sequence_write(codec, cs4208_coef_init_verbs); | |
be8cf445 | 314 | } |
ed208255 | 315 | |
1077a024 | 316 | snd_hda_gen_init(codec); |
98415eac | 317 | |
ed208255 TI |
318 | if (spec->gpio_mask) { |
319 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_MASK, | |
320 | spec->gpio_mask); | |
321 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DIRECTION, | |
322 | spec->gpio_dir); | |
323 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DATA, | |
324 | spec->gpio_data); | |
325 | } | |
326 | ||
be8cf445 TI |
327 | if (spec->vendor_nid == CS420X_VENDOR_NID) { |
328 | init_input_coef(codec); | |
329 | init_digital_coef(codec); | |
330 | } | |
01a61e12 TI |
331 | |
332 | return 0; | |
e5f14248 TI |
333 | } |
334 | ||
0c52db8c TI |
335 | static int cs_build_controls(struct hda_codec *codec) |
336 | { | |
337 | int err; | |
338 | ||
339 | err = snd_hda_gen_build_controls(codec); | |
340 | if (err < 0) | |
341 | return err; | |
342 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_BUILD); | |
343 | return 0; | |
344 | } | |
345 | ||
1077a024 | 346 | #define cs_free snd_hda_gen_free |
e5f14248 | 347 | |
c42d4782 | 348 | static const struct hda_codec_ops cs_patch_ops = { |
0c52db8c | 349 | .build_controls = cs_build_controls, |
1077a024 | 350 | .build_pcms = snd_hda_gen_build_pcms, |
e5f14248 TI |
351 | .init = cs_init, |
352 | .free = cs_free, | |
5c2e4e0a | 353 | .unsol_event = snd_hda_jack_unsol_event, |
e5f14248 TI |
354 | }; |
355 | ||
356 | static int cs_parse_auto_config(struct hda_codec *codec) | |
357 | { | |
358 | struct cs_spec *spec = codec->spec; | |
359 | int err; | |
360 | ||
1077a024 | 361 | err = snd_hda_parse_pin_defcfg(codec, &spec->gen.autocfg, NULL, 0); |
ed208255 TI |
362 | if (err < 0) |
363 | return err; | |
364 | ||
1077a024 | 365 | err = snd_hda_gen_parse_auto_config(codec, &spec->gen.autocfg); |
e5f14248 TI |
366 | if (err < 0) |
367 | return err; | |
1077a024 | 368 | |
e5f14248 TI |
369 | return 0; |
370 | } | |
371 | ||
b35aabd7 TI |
372 | static const struct hda_model_fixup cs420x_models[] = { |
373 | { .id = CS420X_MBP53, .name = "mbp53" }, | |
374 | { .id = CS420X_MBP55, .name = "mbp55" }, | |
375 | { .id = CS420X_IMAC27, .name = "imac27" }, | |
376 | { .id = CS420X_IMAC27_122, .name = "imac27_122" }, | |
377 | { .id = CS420X_APPLE, .name = "apple" }, | |
ef596a57 | 378 | { .id = CS420X_MBP101, .name = "mbp101" }, |
ffe4d12b | 379 | { .id = CS420X_MBP81, .name = "mbp81" }, |
6ab982e8 | 380 | { .id = CS420X_MBA42, .name = "mba42" }, |
b35aabd7 | 381 | {} |
a6bae205 TI |
382 | }; |
383 | ||
b35aabd7 | 384 | static const struct snd_pci_quirk cs420x_fixup_tbl[] = { |
4e7d7c60 | 385 | SND_PCI_QUIRK(0x10de, 0x0ac0, "MacBookPro 5,3", CS420X_MBP53), |
87232dd4 | 386 | SND_PCI_QUIRK(0x10de, 0x0d94, "MacBookAir 3,1(2)", CS420X_MBP55), |
a6bae205 | 387 | SND_PCI_QUIRK(0x10de, 0xcb79, "MacBookPro 5,5", CS420X_MBP55), |
f46119b7 | 388 | SND_PCI_QUIRK(0x10de, 0xcb89, "MacBookPro 7,1", CS420X_MBP55), |
6dfeb703 TI |
389 | /* this conflicts with too many other models */ |
390 | /*SND_PCI_QUIRK(0x8086, 0x7270, "IMac 27 Inch", CS420X_IMAC27),*/ | |
6dfeb703 | 391 | |
b35aabd7 | 392 | /* codec SSID */ |
ffe4d12b | 393 | SND_PCI_QUIRK(0x106b, 0x1c00, "MacBookPro 8,1", CS420X_MBP81), |
7e5bea19 | 394 | SND_PCI_QUIRK(0x106b, 0x2000, "iMac 12,2", CS420X_IMAC27_122), |
ef596a57 | 395 | SND_PCI_QUIRK(0x106b, 0x2800, "MacBookPro 10,1", CS420X_MBP101), |
6ab982e8 | 396 | SND_PCI_QUIRK(0x106b, 0x5b00, "MacBookAir 4,2", CS420X_MBA42), |
6dfeb703 | 397 | SND_PCI_QUIRK_VENDOR(0x106b, "Apple", CS420X_APPLE), |
a6bae205 TI |
398 | {} /* terminator */ |
399 | }; | |
400 | ||
b35aabd7 | 401 | static const struct hda_pintbl mbp53_pincfgs[] = { |
4e7d7c60 VW |
402 | { 0x09, 0x012b4050 }, |
403 | { 0x0a, 0x90100141 }, | |
404 | { 0x0b, 0x90100140 }, | |
405 | { 0x0c, 0x018b3020 }, | |
406 | { 0x0d, 0x90a00110 }, | |
407 | { 0x0e, 0x400000f0 }, | |
408 | { 0x0f, 0x01cbe030 }, | |
409 | { 0x10, 0x014be060 }, | |
410 | { 0x12, 0x400000f0 }, | |
411 | { 0x15, 0x400000f0 }, | |
412 | {} /* terminator */ | |
413 | }; | |
414 | ||
b35aabd7 | 415 | static const struct hda_pintbl mbp55_pincfgs[] = { |
a6bae205 TI |
416 | { 0x09, 0x012b4030 }, |
417 | { 0x0a, 0x90100121 }, | |
418 | { 0x0b, 0x90100120 }, | |
419 | { 0x0c, 0x400000f0 }, | |
420 | { 0x0d, 0x90a00110 }, | |
421 | { 0x0e, 0x400000f0 }, | |
422 | { 0x0f, 0x400000f0 }, | |
423 | { 0x10, 0x014be040 }, | |
424 | { 0x12, 0x400000f0 }, | |
425 | { 0x15, 0x400000f0 }, | |
426 | {} /* terminator */ | |
427 | }; | |
428 | ||
b35aabd7 | 429 | static const struct hda_pintbl imac27_pincfgs[] = { |
1a5ba2e9 RAE |
430 | { 0x09, 0x012b4050 }, |
431 | { 0x0a, 0x90100140 }, | |
432 | { 0x0b, 0x90100142 }, | |
433 | { 0x0c, 0x018b3020 }, | |
434 | { 0x0d, 0x90a00110 }, | |
435 | { 0x0e, 0x400000f0 }, | |
436 | { 0x0f, 0x01cbe030 }, | |
437 | { 0x10, 0x014be060 }, | |
438 | { 0x12, 0x01ab9070 }, | |
439 | { 0x15, 0x400000f0 }, | |
440 | {} /* terminator */ | |
441 | }; | |
442 | ||
ef596a57 TI |
443 | static const struct hda_pintbl mbp101_pincfgs[] = { |
444 | { 0x0d, 0x40ab90f0 }, | |
445 | { 0x0e, 0x90a600f0 }, | |
446 | { 0x12, 0x50a600f0 }, | |
447 | {} /* terminator */ | |
448 | }; | |
449 | ||
6ab982e8 TI |
450 | static const struct hda_pintbl mba42_pincfgs[] = { |
451 | { 0x09, 0x012b4030 }, /* HP */ | |
452 | { 0x0a, 0x400000f0 }, | |
453 | { 0x0b, 0x90100120 }, /* speaker */ | |
454 | { 0x0c, 0x400000f0 }, | |
455 | { 0x0d, 0x90a00110 }, /* mic */ | |
456 | { 0x0e, 0x400000f0 }, | |
457 | { 0x0f, 0x400000f0 }, | |
458 | { 0x10, 0x400000f0 }, | |
459 | { 0x12, 0x400000f0 }, | |
460 | { 0x15, 0x400000f0 }, | |
461 | {} /* terminator */ | |
462 | }; | |
463 | ||
b5bf0a92 BW |
464 | static const struct hda_pintbl mba6_pincfgs[] = { |
465 | { 0x10, 0x032120f0 }, /* HP */ | |
466 | { 0x11, 0x500000f0 }, | |
467 | { 0x12, 0x90100010 }, /* Speaker */ | |
468 | { 0x13, 0x500000f0 }, | |
469 | { 0x14, 0x500000f0 }, | |
470 | { 0x15, 0x770000f0 }, | |
471 | { 0x16, 0x770000f0 }, | |
472 | { 0x17, 0x430000f0 }, | |
473 | { 0x18, 0x43ab9030 }, /* Mic */ | |
474 | { 0x19, 0x770000f0 }, | |
475 | { 0x1a, 0x770000f0 }, | |
476 | { 0x1b, 0x770000f0 }, | |
477 | { 0x1c, 0x90a00090 }, | |
478 | { 0x1d, 0x500000f0 }, | |
479 | { 0x1e, 0x500000f0 }, | |
480 | { 0x1f, 0x500000f0 }, | |
481 | { 0x20, 0x500000f0 }, | |
482 | { 0x21, 0x430000f0 }, | |
483 | { 0x22, 0x430000f0 }, | |
484 | {} /* terminator */ | |
485 | }; | |
486 | ||
b35aabd7 TI |
487 | static void cs420x_fixup_gpio_13(struct hda_codec *codec, |
488 | const struct hda_fixup *fix, int action) | |
489 | { | |
490 | if (action == HDA_FIXUP_ACT_PRE_PROBE) { | |
491 | struct cs_spec *spec = codec->spec; | |
492 | spec->gpio_eapd_hp = 2; /* GPIO1 = headphones */ | |
493 | spec->gpio_eapd_speaker = 8; /* GPIO3 = speakers */ | |
494 | spec->gpio_mask = spec->gpio_dir = | |
495 | spec->gpio_eapd_hp | spec->gpio_eapd_speaker; | |
496 | } | |
497 | } | |
a6bae205 | 498 | |
b35aabd7 TI |
499 | static void cs420x_fixup_gpio_23(struct hda_codec *codec, |
500 | const struct hda_fixup *fix, int action) | |
a6bae205 | 501 | { |
b35aabd7 TI |
502 | if (action == HDA_FIXUP_ACT_PRE_PROBE) { |
503 | struct cs_spec *spec = codec->spec; | |
504 | spec->gpio_eapd_hp = 4; /* GPIO2 = headphones */ | |
505 | spec->gpio_eapd_speaker = 8; /* GPIO3 = speakers */ | |
506 | spec->gpio_mask = spec->gpio_dir = | |
507 | spec->gpio_eapd_hp | spec->gpio_eapd_speaker; | |
508 | } | |
a6bae205 TI |
509 | } |
510 | ||
b35aabd7 TI |
511 | static const struct hda_fixup cs420x_fixups[] = { |
512 | [CS420X_MBP53] = { | |
513 | .type = HDA_FIXUP_PINS, | |
514 | .v.pins = mbp53_pincfgs, | |
515 | .chained = true, | |
516 | .chain_id = CS420X_APPLE, | |
517 | }, | |
518 | [CS420X_MBP55] = { | |
519 | .type = HDA_FIXUP_PINS, | |
520 | .v.pins = mbp55_pincfgs, | |
521 | .chained = true, | |
522 | .chain_id = CS420X_GPIO_13, | |
523 | }, | |
524 | [CS420X_IMAC27] = { | |
525 | .type = HDA_FIXUP_PINS, | |
526 | .v.pins = imac27_pincfgs, | |
527 | .chained = true, | |
528 | .chain_id = CS420X_GPIO_13, | |
529 | }, | |
530 | [CS420X_GPIO_13] = { | |
531 | .type = HDA_FIXUP_FUNC, | |
532 | .v.func = cs420x_fixup_gpio_13, | |
533 | }, | |
534 | [CS420X_GPIO_23] = { | |
535 | .type = HDA_FIXUP_FUNC, | |
536 | .v.func = cs420x_fixup_gpio_23, | |
537 | }, | |
ef596a57 TI |
538 | [CS420X_MBP101] = { |
539 | .type = HDA_FIXUP_PINS, | |
540 | .v.pins = mbp101_pincfgs, | |
541 | .chained = true, | |
ef596a57 TI |
542 | .chain_id = CS420X_GPIO_13, |
543 | }, | |
ffe4d12b TI |
544 | [CS420X_MBP81] = { |
545 | .type = HDA_FIXUP_VERBS, | |
546 | .v.verbs = (const struct hda_verb[]) { | |
547 | /* internal mic ADC2: right only, single ended */ | |
548 | {0x11, AC_VERB_SET_COEF_INDEX, IDX_ADC_CFG}, | |
549 | {0x11, AC_VERB_SET_PROC_COEF, 0x102a}, | |
550 | {} | |
551 | }, | |
552 | .chained = true, | |
553 | .chain_id = CS420X_GPIO_13, | |
554 | }, | |
6ab982e8 TI |
555 | [CS420X_MBA42] = { |
556 | .type = HDA_FIXUP_PINS, | |
557 | .v.pins = mba42_pincfgs, | |
558 | .chained = true, | |
559 | .chain_id = CS420X_GPIO_13, | |
560 | }, | |
b35aabd7 TI |
561 | }; |
562 | ||
1077a024 | 563 | static struct cs_spec *cs_alloc_spec(struct hda_codec *codec, int vendor_nid) |
e5f14248 TI |
564 | { |
565 | struct cs_spec *spec; | |
e5f14248 TI |
566 | |
567 | spec = kzalloc(sizeof(*spec), GFP_KERNEL); | |
568 | if (!spec) | |
1077a024 | 569 | return NULL; |
e5f14248 | 570 | codec->spec = spec; |
1077a024 TI |
571 | spec->vendor_nid = vendor_nid; |
572 | snd_hda_gen_spec_init(&spec->gen); | |
573 | ||
574 | return spec; | |
575 | } | |
576 | ||
577 | static int patch_cs420x(struct hda_codec *codec) | |
578 | { | |
579 | struct cs_spec *spec; | |
580 | int err; | |
e5f14248 | 581 | |
1077a024 TI |
582 | spec = cs_alloc_spec(codec, CS420X_VENDOR_NID); |
583 | if (!spec) | |
584 | return -ENOMEM; | |
56487c27 | 585 | |
6d3073e1 TI |
586 | spec->gen.automute_hook = cs_automute; |
587 | ||
b35aabd7 TI |
588 | snd_hda_pick_fixup(codec, cs420x_models, cs420x_fixup_tbl, |
589 | cs420x_fixups); | |
590 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE); | |
e5f14248 | 591 | |
ed208255 | 592 | err = cs_parse_auto_config(codec); |
21a4dc43 TI |
593 | if (err < 0) |
594 | goto error; | |
595 | ||
e5f14248 TI |
596 | codec->patch_ops = cs_patch_ops; |
597 | ||
b35aabd7 TI |
598 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE); |
599 | ||
e5f14248 TI |
600 | return 0; |
601 | ||
602 | error: | |
c5e0b6db | 603 | cs_free(codec); |
e5f14248 TI |
604 | return err; |
605 | } | |
606 | ||
be8cf445 TI |
607 | /* |
608 | * CS4208 support: | |
b5bf0a92 | 609 | * Its layout is no longer compatible with CS4206/CS4207 |
be8cf445 TI |
610 | */ |
611 | enum { | |
885845d7 | 612 | CS4208_MAC_AUTO, |
b5bf0a92 | 613 | CS4208_MBA6, |
0c52db8c | 614 | CS4208_MBP11, |
be8cf445 TI |
615 | CS4208_GPIO0, |
616 | }; | |
617 | ||
618 | static const struct hda_model_fixup cs4208_models[] = { | |
619 | { .id = CS4208_GPIO0, .name = "gpio0" }, | |
b5bf0a92 | 620 | { .id = CS4208_MBA6, .name = "mba6" }, |
0c52db8c | 621 | { .id = CS4208_MBP11, .name = "mbp11" }, |
be8cf445 TI |
622 | {} |
623 | }; | |
624 | ||
625 | static const struct snd_pci_quirk cs4208_fixup_tbl[] = { | |
885845d7 TI |
626 | SND_PCI_QUIRK_VENDOR(0x106b, "Apple", CS4208_MAC_AUTO), |
627 | {} /* terminator */ | |
628 | }; | |
629 | ||
630 | /* codec SSID matching */ | |
631 | static const struct snd_pci_quirk cs4208_mac_fixup_tbl[] = { | |
0c52db8c | 632 | SND_PCI_QUIRK(0x106b, 0x5e00, "MacBookPro 11,2", CS4208_MBP11), |
b5bf0a92 BW |
633 | SND_PCI_QUIRK(0x106b, 0x7100, "MacBookAir 6,1", CS4208_MBA6), |
634 | SND_PCI_QUIRK(0x106b, 0x7200, "MacBookAir 6,2", CS4208_MBA6), | |
be8cf445 TI |
635 | {} /* terminator */ |
636 | }; | |
637 | ||
638 | static void cs4208_fixup_gpio0(struct hda_codec *codec, | |
639 | const struct hda_fixup *fix, int action) | |
640 | { | |
641 | if (action == HDA_FIXUP_ACT_PRE_PROBE) { | |
642 | struct cs_spec *spec = codec->spec; | |
643 | spec->gpio_eapd_hp = 0; | |
644 | spec->gpio_eapd_speaker = 1; | |
645 | spec->gpio_mask = spec->gpio_dir = | |
646 | spec->gpio_eapd_hp | spec->gpio_eapd_speaker; | |
647 | } | |
648 | } | |
649 | ||
885845d7 TI |
650 | static const struct hda_fixup cs4208_fixups[]; |
651 | ||
652 | /* remap the fixup from codec SSID and apply it */ | |
653 | static void cs4208_fixup_mac(struct hda_codec *codec, | |
654 | const struct hda_fixup *fix, int action) | |
655 | { | |
656 | if (action != HDA_FIXUP_ACT_PRE_PROBE) | |
657 | return; | |
f5662e1c DH |
658 | |
659 | codec->fixup_id = HDA_FIXUP_ID_NOT_SET; | |
885845d7 | 660 | snd_hda_pick_fixup(codec, NULL, cs4208_mac_fixup_tbl, cs4208_fixups); |
f5662e1c | 661 | if (codec->fixup_id == HDA_FIXUP_ID_NOT_SET) |
885845d7 TI |
662 | codec->fixup_id = CS4208_GPIO0; /* default fixup */ |
663 | snd_hda_apply_fixup(codec, action); | |
664 | } | |
665 | ||
0c52db8c TI |
666 | static int cs4208_spdif_sw_put(struct snd_kcontrol *kcontrol, |
667 | struct snd_ctl_elem_value *ucontrol) | |
668 | { | |
669 | struct hda_codec *codec = snd_kcontrol_chip(kcontrol); | |
670 | struct cs_spec *spec = codec->spec; | |
671 | hda_nid_t pin = spec->gen.autocfg.dig_out_pins[0]; | |
672 | int pinctl = ucontrol->value.integer.value[0] ? PIN_OUT : 0; | |
673 | ||
674 | snd_hda_set_pin_ctl_cache(codec, pin, pinctl); | |
675 | return spec->spdif_sw_put(kcontrol, ucontrol); | |
676 | } | |
677 | ||
678 | /* hook the SPDIF switch */ | |
679 | static void cs4208_fixup_spdif_switch(struct hda_codec *codec, | |
680 | const struct hda_fixup *fix, int action) | |
681 | { | |
682 | if (action == HDA_FIXUP_ACT_BUILD) { | |
683 | struct cs_spec *spec = codec->spec; | |
684 | struct snd_kcontrol *kctl; | |
685 | ||
686 | if (!spec->gen.autocfg.dig_out_pins[0]) | |
687 | return; | |
688 | kctl = snd_hda_find_mixer_ctl(codec, "IEC958 Playback Switch"); | |
689 | if (!kctl) | |
690 | return; | |
691 | spec->spdif_sw_put = kctl->put; | |
692 | kctl->put = cs4208_spdif_sw_put; | |
693 | } | |
694 | } | |
695 | ||
be8cf445 | 696 | static const struct hda_fixup cs4208_fixups[] = { |
b5bf0a92 BW |
697 | [CS4208_MBA6] = { |
698 | .type = HDA_FIXUP_PINS, | |
699 | .v.pins = mba6_pincfgs, | |
700 | .chained = true, | |
701 | .chain_id = CS4208_GPIO0, | |
702 | }, | |
0c52db8c TI |
703 | [CS4208_MBP11] = { |
704 | .type = HDA_FIXUP_FUNC, | |
705 | .v.func = cs4208_fixup_spdif_switch, | |
706 | .chained = true, | |
707 | .chain_id = CS4208_GPIO0, | |
708 | }, | |
be8cf445 TI |
709 | [CS4208_GPIO0] = { |
710 | .type = HDA_FIXUP_FUNC, | |
711 | .v.func = cs4208_fixup_gpio0, | |
712 | }, | |
885845d7 TI |
713 | [CS4208_MAC_AUTO] = { |
714 | .type = HDA_FIXUP_FUNC, | |
715 | .v.func = cs4208_fixup_mac, | |
716 | }, | |
be8cf445 TI |
717 | }; |
718 | ||
b5bf0a92 BW |
719 | /* correct the 0dB offset of input pins */ |
720 | static void cs4208_fix_amp_caps(struct hda_codec *codec, hda_nid_t adc) | |
721 | { | |
722 | unsigned int caps; | |
723 | ||
724 | caps = query_amp_caps(codec, adc, HDA_INPUT); | |
725 | caps &= ~(AC_AMPCAP_OFFSET); | |
726 | caps |= 0x02; | |
727 | snd_hda_override_amp_caps(codec, adc, HDA_INPUT, caps); | |
728 | } | |
729 | ||
be8cf445 TI |
730 | static int patch_cs4208(struct hda_codec *codec) |
731 | { | |
732 | struct cs_spec *spec; | |
733 | int err; | |
734 | ||
b5bf0a92 | 735 | spec = cs_alloc_spec(codec, CS4208_VENDOR_NID); |
be8cf445 TI |
736 | if (!spec) |
737 | return -ENOMEM; | |
738 | ||
739 | spec->gen.automute_hook = cs_automute; | |
a1114a8c TI |
740 | /* exclude NID 0x10 (HP) from output volumes due to different steps */ |
741 | spec->gen.out_vol_mask = 1ULL << 0x10; | |
be8cf445 TI |
742 | |
743 | snd_hda_pick_fixup(codec, cs4208_models, cs4208_fixup_tbl, | |
744 | cs4208_fixups); | |
745 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE); | |
746 | ||
b5bf0a92 BW |
747 | snd_hda_override_wcaps(codec, 0x18, |
748 | get_wcaps(codec, 0x18) | AC_WCAP_STEREO); | |
749 | cs4208_fix_amp_caps(codec, 0x18); | |
750 | cs4208_fix_amp_caps(codec, 0x1b); | |
751 | cs4208_fix_amp_caps(codec, 0x1c); | |
752 | ||
be8cf445 TI |
753 | err = cs_parse_auto_config(codec); |
754 | if (err < 0) | |
755 | goto error; | |
756 | ||
757 | codec->patch_ops = cs_patch_ops; | |
758 | ||
759 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE); | |
760 | ||
761 | return 0; | |
762 | ||
763 | error: | |
764 | cs_free(codec); | |
765 | return err; | |
766 | } | |
767 | ||
56487c27 TH |
768 | /* |
769 | * Cirrus Logic CS4210 | |
770 | * | |
771 | * 1 DAC => HP(sense) / Speakers, | |
772 | * 1 ADC <= LineIn(sense) / MicIn / DMicIn, | |
773 | * 1 SPDIF OUT => SPDIF Trasmitter(sense) | |
774 | */ | |
775 | ||
776 | /* CS4210 board names */ | |
b35aabd7 TI |
777 | static const struct hda_model_fixup cs421x_models[] = { |
778 | { .id = CS421X_CDB4210, .name = "cdb4210" }, | |
4af16107 | 779 | { .id = CS421X_STUMPY, .name = "stumpy" }, |
b35aabd7 | 780 | {} |
56487c27 TH |
781 | }; |
782 | ||
b35aabd7 | 783 | static const struct snd_pci_quirk cs421x_fixup_tbl[] = { |
56487c27 TH |
784 | /* Test Intel board + CDB2410 */ |
785 | SND_PCI_QUIRK(0x8086, 0x5001, "DP45SG/CDB4210", CS421X_CDB4210), | |
786 | {} /* terminator */ | |
787 | }; | |
788 | ||
789 | /* CS4210 board pinconfigs */ | |
790 | /* Default CS4210 (CDB4210)*/ | |
b35aabd7 | 791 | static const struct hda_pintbl cdb4210_pincfgs[] = { |
56487c27 TH |
792 | { 0x05, 0x0321401f }, |
793 | { 0x06, 0x90170010 }, | |
794 | { 0x07, 0x03813031 }, | |
795 | { 0x08, 0xb7a70037 }, | |
796 | { 0x09, 0xb7a6003e }, | |
797 | { 0x0a, 0x034510f0 }, | |
798 | {} /* terminator */ | |
799 | }; | |
800 | ||
4af16107 DR |
801 | /* Stumpy ChromeBox */ |
802 | static const struct hda_pintbl stumpy_pincfgs[] = { | |
803 | { 0x05, 0x022120f0 }, | |
804 | { 0x06, 0x901700f0 }, | |
805 | { 0x07, 0x02a120f0 }, | |
806 | { 0x08, 0x77a70037 }, | |
807 | { 0x09, 0x77a6003e }, | |
808 | { 0x0a, 0x434510f0 }, | |
809 | {} /* terminator */ | |
810 | }; | |
811 | ||
b35aabd7 TI |
812 | /* Setup GPIO/SENSE for each board (if used) */ |
813 | static void cs421x_fixup_sense_b(struct hda_codec *codec, | |
814 | const struct hda_fixup *fix, int action) | |
815 | { | |
816 | struct cs_spec *spec = codec->spec; | |
817 | if (action == HDA_FIXUP_ACT_PRE_PROBE) | |
818 | spec->sense_b = 1; | |
819 | } | |
820 | ||
821 | static const struct hda_fixup cs421x_fixups[] = { | |
822 | [CS421X_CDB4210] = { | |
823 | .type = HDA_FIXUP_PINS, | |
824 | .v.pins = cdb4210_pincfgs, | |
825 | .chained = true, | |
826 | .chain_id = CS421X_SENSE_B, | |
827 | }, | |
828 | [CS421X_SENSE_B] = { | |
829 | .type = HDA_FIXUP_FUNC, | |
830 | .v.func = cs421x_fixup_sense_b, | |
4af16107 DR |
831 | }, |
832 | [CS421X_STUMPY] = { | |
833 | .type = HDA_FIXUP_PINS, | |
834 | .v.pins = stumpy_pincfgs, | |
835 | }, | |
56487c27 TH |
836 | }; |
837 | ||
838 | static const struct hda_verb cs421x_coef_init_verbs[] = { | |
839 | {0x0B, AC_VERB_SET_PROC_STATE, 1}, | |
840 | {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_DEV_CFG}, | |
841 | /* | |
842 | Disable Coefficient Index Auto-Increment(DAI)=1, | |
843 | PDREF=0 | |
844 | */ | |
845 | {0x0B, AC_VERB_SET_PROC_COEF, 0x0001 }, | |
846 | ||
847 | {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_ADC_CFG}, | |
848 | /* ADC SZCMode = Digital Soft Ramp */ | |
849 | {0x0B, AC_VERB_SET_PROC_COEF, 0x0002 }, | |
850 | ||
851 | {0x0B, AC_VERB_SET_COEF_INDEX, CS421X_IDX_DAC_CFG}, | |
852 | {0x0B, AC_VERB_SET_PROC_COEF, | |
853 | (0x0002 /* DAC SZCMode = Digital Soft Ramp */ | |
854 | | 0x0004 /* Mute DAC on FIFO error */ | |
855 | | 0x0008 /* Enable DAC High Pass Filter */ | |
856 | )}, | |
857 | {} /* terminator */ | |
858 | }; | |
859 | ||
860 | /* Errata: CS4210 rev A1 Silicon | |
861 | * | |
862 | * http://www.cirrus.com/en/pubs/errata/ | |
863 | * | |
864 | * Description: | |
865 | * 1. Performance degredation is present in the ADC. | |
866 | * 2. Speaker output is not completely muted upon HP detect. | |
867 | * 3. Noise is present when clipping occurs on the amplified | |
868 | * speaker outputs. | |
869 | * | |
870 | * Workaround: | |
871 | * The following verb sequence written to the registers during | |
872 | * initialization will correct the issues listed above. | |
873 | */ | |
874 | ||
875 | static const struct hda_verb cs421x_coef_init_verbs_A1_silicon_fixes[] = { | |
876 | {0x0B, AC_VERB_SET_PROC_STATE, 0x01}, /* VPW: processing on */ | |
877 | ||
878 | {0x0B, AC_VERB_SET_COEF_INDEX, 0x0006}, | |
879 | {0x0B, AC_VERB_SET_PROC_COEF, 0x9999}, /* Test mode: on */ | |
880 | ||
881 | {0x0B, AC_VERB_SET_COEF_INDEX, 0x000A}, | |
882 | {0x0B, AC_VERB_SET_PROC_COEF, 0x14CB}, /* Chop double */ | |
883 | ||
884 | {0x0B, AC_VERB_SET_COEF_INDEX, 0x0011}, | |
885 | {0x0B, AC_VERB_SET_PROC_COEF, 0xA2D0}, /* Increase ADC current */ | |
886 | ||
887 | {0x0B, AC_VERB_SET_COEF_INDEX, 0x001A}, | |
888 | {0x0B, AC_VERB_SET_PROC_COEF, 0x02A9}, /* Mute speaker */ | |
889 | ||
890 | {0x0B, AC_VERB_SET_COEF_INDEX, 0x001B}, | |
891 | {0x0B, AC_VERB_SET_PROC_COEF, 0X1006}, /* Remove noise */ | |
892 | ||
893 | {} /* terminator */ | |
894 | }; | |
895 | ||
896 | /* Speaker Amp Gain is controlled by the vendor widget's coef 4 */ | |
897 | static const DECLARE_TLV_DB_SCALE(cs421x_speaker_boost_db_scale, 900, 300, 0); | |
898 | ||
899 | static int cs421x_boost_vol_info(struct snd_kcontrol *kcontrol, | |
900 | struct snd_ctl_elem_info *uinfo) | |
901 | { | |
902 | uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; | |
903 | uinfo->count = 1; | |
904 | uinfo->value.integer.min = 0; | |
905 | uinfo->value.integer.max = 3; | |
906 | return 0; | |
907 | } | |
908 | ||
909 | static int cs421x_boost_vol_get(struct snd_kcontrol *kcontrol, | |
910 | struct snd_ctl_elem_value *ucontrol) | |
911 | { | |
912 | struct hda_codec *codec = snd_kcontrol_chip(kcontrol); | |
913 | ||
914 | ucontrol->value.integer.value[0] = | |
915 | cs_vendor_coef_get(codec, CS421X_IDX_SPK_CTL) & 0x0003; | |
916 | return 0; | |
917 | } | |
918 | ||
919 | static int cs421x_boost_vol_put(struct snd_kcontrol *kcontrol, | |
920 | struct snd_ctl_elem_value *ucontrol) | |
921 | { | |
922 | struct hda_codec *codec = snd_kcontrol_chip(kcontrol); | |
923 | ||
924 | unsigned int vol = ucontrol->value.integer.value[0]; | |
925 | unsigned int coef = | |
926 | cs_vendor_coef_get(codec, CS421X_IDX_SPK_CTL); | |
927 | unsigned int original_coef = coef; | |
928 | ||
929 | coef &= ~0x0003; | |
930 | coef |= (vol & 0x0003); | |
931 | if (original_coef == coef) | |
932 | return 0; | |
933 | else { | |
934 | cs_vendor_coef_set(codec, CS421X_IDX_SPK_CTL, coef); | |
935 | return 1; | |
936 | } | |
937 | } | |
938 | ||
1077a024 | 939 | static const struct snd_kcontrol_new cs421x_speaker_boost_ctl = { |
56487c27 TH |
940 | |
941 | .iface = SNDRV_CTL_ELEM_IFACE_MIXER, | |
942 | .access = (SNDRV_CTL_ELEM_ACCESS_READWRITE | | |
943 | SNDRV_CTL_ELEM_ACCESS_TLV_READ), | |
944 | .name = "Speaker Boost Playback Volume", | |
945 | .info = cs421x_boost_vol_info, | |
946 | .get = cs421x_boost_vol_get, | |
947 | .put = cs421x_boost_vol_put, | |
948 | .tlv = { .p = cs421x_speaker_boost_db_scale }, | |
949 | }; | |
950 | ||
5660ffd0 | 951 | static void cs4210_pinmux_init(struct hda_codec *codec) |
56487c27 TH |
952 | { |
953 | struct cs_spec *spec = codec->spec; | |
954 | unsigned int def_conf, coef; | |
955 | ||
956 | /* GPIO, DMIC_SCL, DMIC_SDA and SENSE_B are multiplexed */ | |
957 | coef = cs_vendor_coef_get(codec, CS421X_IDX_DEV_CFG); | |
958 | ||
959 | if (spec->gpio_mask) | |
960 | coef |= 0x0008; /* B1,B2 are GPIOs */ | |
961 | else | |
962 | coef &= ~0x0008; | |
963 | ||
964 | if (spec->sense_b) | |
965 | coef |= 0x0010; /* B2 is SENSE_B, not inverted */ | |
966 | else | |
967 | coef &= ~0x0010; | |
968 | ||
969 | cs_vendor_coef_set(codec, CS421X_IDX_DEV_CFG, coef); | |
970 | ||
971 | if ((spec->gpio_mask || spec->sense_b) && | |
972 | is_active_pin(codec, CS421X_DMIC_PIN_NID)) { | |
973 | ||
974 | /* | |
975 | GPIO or SENSE_B forced - disconnect the DMIC pin. | |
976 | */ | |
977 | def_conf = snd_hda_codec_get_pincfg(codec, CS421X_DMIC_PIN_NID); | |
978 | def_conf &= ~AC_DEFCFG_PORT_CONN; | |
979 | def_conf |= (AC_JACK_PORT_NONE << AC_DEFCFG_PORT_CONN_SHIFT); | |
980 | snd_hda_codec_set_pincfg(codec, CS421X_DMIC_PIN_NID, def_conf); | |
981 | } | |
982 | } | |
983 | ||
1077a024 | 984 | static void cs4210_spdif_automute(struct hda_codec *codec, |
1a4f69d5 | 985 | struct hda_jack_callback *tbl) |
56487c27 TH |
986 | { |
987 | struct cs_spec *spec = codec->spec; | |
1077a024 TI |
988 | bool spdif_present = false; |
989 | hda_nid_t spdif_pin = spec->gen.autocfg.dig_out_pins[0]; | |
990 | ||
991 | /* detect on spdif is specific to CS4210 */ | |
992 | if (!spec->spdif_detect || | |
993 | spec->vendor_nid != CS4210_VENDOR_NID) | |
994 | return; | |
995 | ||
996 | spdif_present = snd_hda_jack_detect(codec, spdif_pin); | |
997 | if (spdif_present == spec->spdif_present) | |
998 | return; | |
999 | ||
1000 | spec->spdif_present = spdif_present; | |
1001 | /* SPDIF TX on/off */ | |
1002 | if (spdif_present) | |
1003 | snd_hda_set_pin_ctl(codec, spdif_pin, | |
1004 | spdif_present ? PIN_OUT : 0); | |
56487c27 | 1005 | |
1077a024 TI |
1006 | cs_automute(codec); |
1007 | } | |
1008 | ||
1009 | static void parse_cs421x_digital(struct hda_codec *codec) | |
1010 | { | |
1011 | struct cs_spec *spec = codec->spec; | |
1012 | struct auto_pin_cfg *cfg = &spec->gen.autocfg; | |
1013 | int i; | |
56487c27 TH |
1014 | |
1015 | for (i = 0; i < cfg->dig_outs; i++) { | |
1016 | hda_nid_t nid = cfg->dig_out_pins[i]; | |
56487c27 | 1017 | if (get_wcaps(codec, nid) & AC_WCAP_UNSOL_CAP) { |
56487c27 | 1018 | spec->spdif_detect = 1; |
1077a024 | 1019 | snd_hda_jack_detect_enable_callback(codec, nid, |
1077a024 | 1020 | cs4210_spdif_automute); |
56487c27 TH |
1021 | } |
1022 | } | |
1023 | } | |
1024 | ||
1025 | static int cs421x_init(struct hda_codec *codec) | |
1026 | { | |
1027 | struct cs_spec *spec = codec->spec; | |
1028 | ||
5660ffd0 DH |
1029 | if (spec->vendor_nid == CS4210_VENDOR_NID) { |
1030 | snd_hda_sequence_write(codec, cs421x_coef_init_verbs); | |
1031 | snd_hda_sequence_write(codec, cs421x_coef_init_verbs_A1_silicon_fixes); | |
1032 | cs4210_pinmux_init(codec); | |
1033 | } | |
56487c27 | 1034 | |
1077a024 TI |
1035 | snd_hda_gen_init(codec); |
1036 | ||
56487c27 TH |
1037 | if (spec->gpio_mask) { |
1038 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_MASK, | |
1039 | spec->gpio_mask); | |
1040 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DIRECTION, | |
1041 | spec->gpio_dir); | |
1042 | snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DATA, | |
1043 | spec->gpio_data); | |
1044 | } | |
1045 | ||
1077a024 | 1046 | init_input_coef(codec); |
56487c27 | 1047 | |
1077a024 | 1048 | cs4210_spdif_automute(codec, NULL); |
56487c27 TH |
1049 | |
1050 | return 0; | |
1051 | } | |
1052 | ||
1077a024 | 1053 | static int cs421x_build_controls(struct hda_codec *codec) |
56487c27 | 1054 | { |
56487c27 | 1055 | struct cs_spec *spec = codec->spec; |
56487c27 | 1056 | int err; |
56487c27 | 1057 | |
1077a024 | 1058 | err = snd_hda_gen_build_controls(codec); |
56487c27 TH |
1059 | if (err < 0) |
1060 | return err; | |
56487c27 | 1061 | |
1077a024 TI |
1062 | if (spec->gen.autocfg.speaker_outs && |
1063 | spec->vendor_nid == CS4210_VENDOR_NID) { | |
56487c27 | 1064 | err = snd_hda_ctl_add(codec, 0, |
1077a024 | 1065 | snd_ctl_new1(&cs421x_speaker_boost_ctl, codec)); |
56487c27 TH |
1066 | if (err < 0) |
1067 | return err; | |
1068 | } | |
01a61e12 | 1069 | return 0; |
56487c27 TH |
1070 | } |
1071 | ||
1077a024 | 1072 | static void fix_volume_caps(struct hda_codec *codec, hda_nid_t dac) |
56487c27 | 1073 | { |
1077a024 | 1074 | unsigned int caps; |
56487c27 | 1075 | |
1077a024 TI |
1076 | /* set the upper-limit for mixer amp to 0dB */ |
1077 | caps = query_amp_caps(codec, dac, HDA_OUTPUT); | |
1078 | caps &= ~(0x7f << AC_AMPCAP_NUM_STEPS_SHIFT); | |
1079 | caps |= ((caps >> AC_AMPCAP_OFFSET_SHIFT) & 0x7f) | |
1080 | << AC_AMPCAP_NUM_STEPS_SHIFT; | |
1081 | snd_hda_override_amp_caps(codec, dac, HDA_OUTPUT, caps); | |
56487c27 TH |
1082 | } |
1083 | ||
1084 | static int cs421x_parse_auto_config(struct hda_codec *codec) | |
1085 | { | |
1086 | struct cs_spec *spec = codec->spec; | |
1077a024 | 1087 | hda_nid_t dac = CS4210_DAC_NID; |
56487c27 TH |
1088 | int err; |
1089 | ||
1077a024 TI |
1090 | fix_volume_caps(codec, dac); |
1091 | ||
1092 | err = snd_hda_parse_pin_defcfg(codec, &spec->gen.autocfg, NULL, 0); | |
56487c27 TH |
1093 | if (err < 0) |
1094 | return err; | |
1077a024 TI |
1095 | |
1096 | err = snd_hda_gen_parse_auto_config(codec, &spec->gen.autocfg); | |
56487c27 TH |
1097 | if (err < 0) |
1098 | return err; | |
1077a024 TI |
1099 | |
1100 | parse_cs421x_digital(codec); | |
56487c27 TH |
1101 | return 0; |
1102 | } | |
1103 | ||
1104 | #ifdef CONFIG_PM | |
1105 | /* | |
1106 | Manage PDREF, when transitioning to D3hot | |
1107 | (DAC,ADC) -> D3, PDREF=1, AFG->D3 | |
1108 | */ | |
68cb2b55 | 1109 | static int cs421x_suspend(struct hda_codec *codec) |
56487c27 | 1110 | { |
5660ffd0 | 1111 | struct cs_spec *spec = codec->spec; |
56487c27 TH |
1112 | unsigned int coef; |
1113 | ||
1114 | snd_hda_shutup_pins(codec); | |
1115 | ||
1116 | snd_hda_codec_write(codec, CS4210_DAC_NID, 0, | |
1117 | AC_VERB_SET_POWER_STATE, AC_PWRST_D3); | |
1118 | snd_hda_codec_write(codec, CS4210_ADC_NID, 0, | |
1119 | AC_VERB_SET_POWER_STATE, AC_PWRST_D3); | |
1120 | ||
5660ffd0 DH |
1121 | if (spec->vendor_nid == CS4210_VENDOR_NID) { |
1122 | coef = cs_vendor_coef_get(codec, CS421X_IDX_DEV_CFG); | |
1123 | coef |= 0x0004; /* PDREF */ | |
1124 | cs_vendor_coef_set(codec, CS421X_IDX_DEV_CFG, coef); | |
1125 | } | |
56487c27 TH |
1126 | |
1127 | return 0; | |
1128 | } | |
1129 | #endif | |
1130 | ||
00e17f76 | 1131 | static const struct hda_codec_ops cs421x_patch_ops = { |
56487c27 | 1132 | .build_controls = cs421x_build_controls, |
1077a024 | 1133 | .build_pcms = snd_hda_gen_build_pcms, |
56487c27 TH |
1134 | .init = cs421x_init, |
1135 | .free = cs_free, | |
5c2e4e0a | 1136 | .unsol_event = snd_hda_jack_unsol_event, |
56487c27 TH |
1137 | #ifdef CONFIG_PM |
1138 | .suspend = cs421x_suspend, | |
1139 | #endif | |
1140 | }; | |
1141 | ||
5660ffd0 | 1142 | static int patch_cs4210(struct hda_codec *codec) |
56487c27 TH |
1143 | { |
1144 | struct cs_spec *spec; | |
1145 | int err; | |
1146 | ||
1077a024 | 1147 | spec = cs_alloc_spec(codec, CS4210_VENDOR_NID); |
56487c27 TH |
1148 | if (!spec) |
1149 | return -ENOMEM; | |
56487c27 | 1150 | |
6d3073e1 TI |
1151 | spec->gen.automute_hook = cs_automute; |
1152 | ||
b35aabd7 TI |
1153 | snd_hda_pick_fixup(codec, cs421x_models, cs421x_fixup_tbl, |
1154 | cs421x_fixups); | |
1155 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PRE_PROBE); | |
56487c27 TH |
1156 | |
1157 | /* | |
1158 | Update the GPIO/DMIC/SENSE_B pinmux before the configuration | |
1159 | is auto-parsed. If GPIO or SENSE_B is forced, DMIC input | |
1160 | is disabled. | |
1161 | */ | |
5660ffd0 | 1162 | cs4210_pinmux_init(codec); |
56487c27 TH |
1163 | |
1164 | err = cs421x_parse_auto_config(codec); | |
1165 | if (err < 0) | |
1166 | goto error; | |
1167 | ||
5660ffd0 DH |
1168 | codec->patch_ops = cs421x_patch_ops; |
1169 | ||
b35aabd7 TI |
1170 | snd_hda_apply_fixup(codec, HDA_FIXUP_ACT_PROBE); |
1171 | ||
5660ffd0 DH |
1172 | return 0; |
1173 | ||
1174 | error: | |
c5e0b6db | 1175 | cs_free(codec); |
5660ffd0 DH |
1176 | return err; |
1177 | } | |
1178 | ||
1179 | static int patch_cs4213(struct hda_codec *codec) | |
1180 | { | |
1181 | struct cs_spec *spec; | |
1182 | int err; | |
1183 | ||
1077a024 | 1184 | spec = cs_alloc_spec(codec, CS4213_VENDOR_NID); |
5660ffd0 DH |
1185 | if (!spec) |
1186 | return -ENOMEM; | |
5660ffd0 DH |
1187 | |
1188 | err = cs421x_parse_auto_config(codec); | |
1189 | if (err < 0) | |
1190 | goto error; | |
56487c27 | 1191 | |
5660ffd0 | 1192 | codec->patch_ops = cs421x_patch_ops; |
56487c27 TH |
1193 | return 0; |
1194 | ||
1195 | error: | |
c5e0b6db | 1196 | cs_free(codec); |
56487c27 TH |
1197 | return err; |
1198 | } | |
1199 | ||
e5f14248 TI |
1200 | |
1201 | /* | |
1202 | * patch entries | |
1203 | */ | |
c42d4782 | 1204 | static const struct hda_codec_preset snd_hda_preset_cirrus[] = { |
e5f14248 TI |
1205 | { .id = 0x10134206, .name = "CS4206", .patch = patch_cs420x }, |
1206 | { .id = 0x10134207, .name = "CS4207", .patch = patch_cs420x }, | |
be8cf445 | 1207 | { .id = 0x10134208, .name = "CS4208", .patch = patch_cs4208 }, |
5660ffd0 DH |
1208 | { .id = 0x10134210, .name = "CS4210", .patch = patch_cs4210 }, |
1209 | { .id = 0x10134213, .name = "CS4213", .patch = patch_cs4213 }, | |
e5f14248 TI |
1210 | {} /* terminator */ |
1211 | }; | |
1212 | ||
1213 | MODULE_ALIAS("snd-hda-codec-id:10134206"); | |
1214 | MODULE_ALIAS("snd-hda-codec-id:10134207"); | |
be8cf445 | 1215 | MODULE_ALIAS("snd-hda-codec-id:10134208"); |
56487c27 | 1216 | MODULE_ALIAS("snd-hda-codec-id:10134210"); |
5660ffd0 | 1217 | MODULE_ALIAS("snd-hda-codec-id:10134213"); |
e5f14248 TI |
1218 | |
1219 | MODULE_LICENSE("GPL"); | |
1220 | MODULE_DESCRIPTION("Cirrus Logic HD-audio codec"); | |
1221 | ||
1222 | static struct hda_codec_preset_list cirrus_list = { | |
1223 | .preset = snd_hda_preset_cirrus, | |
1224 | .owner = THIS_MODULE, | |
1225 | }; | |
1226 | ||
1227 | static int __init patch_cirrus_init(void) | |
1228 | { | |
1229 | return snd_hda_add_codec_preset(&cirrus_list); | |
1230 | } | |
1231 | ||
1232 | static void __exit patch_cirrus_exit(void) | |
1233 | { | |
1234 | snd_hda_delete_codec_preset(&cirrus_list); | |
1235 | } | |
1236 | ||
1237 | module_init(patch_cirrus_init) | |
1238 | module_exit(patch_cirrus_exit) |