Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * ALSA driver for RME Digi9652 audio interfaces | |
3 | * | |
4 | * Copyright (c) 1999 IEM - Winfried Ritsch | |
5 | * Copyright (c) 1999-2001 Paul Davis | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License, or | |
10 | * (at your option) any later version. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
20 | * | |
21 | */ | |
22 | ||
1da177e4 LT |
23 | #include <linux/delay.h> |
24 | #include <linux/init.h> | |
25 | #include <linux/interrupt.h> | |
26 | #include <linux/pci.h> | |
65a77217 | 27 | #include <linux/module.h> |
6cbbfe1c | 28 | #include <linux/io.h> |
1da177e4 LT |
29 | |
30 | #include <sound/core.h> | |
31 | #include <sound/control.h> | |
32 | #include <sound/pcm.h> | |
33 | #include <sound/info.h> | |
34 | #include <sound/asoundef.h> | |
35 | #include <sound/initval.h> | |
36 | ||
37 | #include <asm/current.h> | |
1da177e4 LT |
38 | |
39 | static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */ | |
40 | static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */ | |
a67ff6a5 RR |
41 | static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */ |
42 | static bool precise_ptr[SNDRV_CARDS]; /* Enable precise pointer */ | |
1da177e4 LT |
43 | |
44 | module_param_array(index, int, NULL, 0444); | |
45 | MODULE_PARM_DESC(index, "Index value for RME Digi9652 (Hammerfall) soundcard."); | |
46 | module_param_array(id, charp, NULL, 0444); | |
47 | MODULE_PARM_DESC(id, "ID string for RME Digi9652 (Hammerfall) soundcard."); | |
48 | module_param_array(enable, bool, NULL, 0444); | |
49 | MODULE_PARM_DESC(enable, "Enable/disable specific RME96{52,36} soundcards."); | |
50 | module_param_array(precise_ptr, bool, NULL, 0444); | |
51 | MODULE_PARM_DESC(precise_ptr, "Enable precise pointer (doesn't work reliably)."); | |
52 | MODULE_AUTHOR("Paul Davis <pbd@op.net>, Winfried Ritsch"); | |
53 | MODULE_DESCRIPTION("RME Digi9652/Digi9636"); | |
54 | MODULE_LICENSE("GPL"); | |
55 | MODULE_SUPPORTED_DEVICE("{{RME,Hammerfall}," | |
56 | "{RME,Hammerfall-Light}}"); | |
57 | ||
58 | /* The Hammerfall has two sets of 24 ADAT + 2 S/PDIF channels, one for | |
59 | capture, one for playback. Both the ADAT and S/PDIF channels appear | |
60 | to the host CPU in the same block of memory. There is no functional | |
61 | difference between them in terms of access. | |
62 | ||
63 | The Hammerfall Light is identical to the Hammerfall, except that it | |
64 | has 2 sets 18 channels (16 ADAT + 2 S/PDIF) for capture and playback. | |
65 | */ | |
66 | ||
67 | #define RME9652_NCHANNELS 26 | |
68 | #define RME9636_NCHANNELS 18 | |
69 | ||
70 | /* Preferred sync source choices - used by "sync_pref" control switch */ | |
71 | ||
72 | #define RME9652_SYNC_FROM_SPDIF 0 | |
73 | #define RME9652_SYNC_FROM_ADAT1 1 | |
74 | #define RME9652_SYNC_FROM_ADAT2 2 | |
75 | #define RME9652_SYNC_FROM_ADAT3 3 | |
76 | ||
77 | /* Possible sources of S/PDIF input */ | |
78 | ||
79 | #define RME9652_SPDIFIN_OPTICAL 0 /* optical (ADAT1) */ | |
80 | #define RME9652_SPDIFIN_COAXIAL 1 /* coaxial (RCA) */ | |
81 | #define RME9652_SPDIFIN_INTERN 2 /* internal (CDROM) */ | |
82 | ||
83 | /* ------------- Status-Register bits --------------------- */ | |
84 | ||
85 | #define RME9652_IRQ (1<<0) /* IRQ is High if not reset by irq_clear */ | |
86 | #define RME9652_lock_2 (1<<1) /* ADAT 3-PLL: 1=locked, 0=unlocked */ | |
87 | #define RME9652_lock_1 (1<<2) /* ADAT 2-PLL: 1=locked, 0=unlocked */ | |
88 | #define RME9652_lock_0 (1<<3) /* ADAT 1-PLL: 1=locked, 0=unlocked */ | |
89 | #define RME9652_fs48 (1<<4) /* sample rate is 0=44.1/88.2,1=48/96 Khz */ | |
90 | #define RME9652_wsel_rd (1<<5) /* if Word-Clock is used and valid then 1 */ | |
91 | /* bits 6-15 encode h/w buffer pointer position */ | |
92 | #define RME9652_sync_2 (1<<16) /* if ADAT-IN 3 in sync to system clock */ | |
93 | #define RME9652_sync_1 (1<<17) /* if ADAT-IN 2 in sync to system clock */ | |
94 | #define RME9652_sync_0 (1<<18) /* if ADAT-IN 1 in sync to system clock */ | |
95 | #define RME9652_DS_rd (1<<19) /* 1=Double Speed Mode, 0=Normal Speed */ | |
96 | #define RME9652_tc_busy (1<<20) /* 1=time-code copy in progress (960ms) */ | |
97 | #define RME9652_tc_out (1<<21) /* time-code out bit */ | |
98 | #define RME9652_F_0 (1<<22) /* 000=64kHz, 100=88.2kHz, 011=96kHz */ | |
99 | #define RME9652_F_1 (1<<23) /* 111=32kHz, 110=44.1kHz, 101=48kHz, */ | |
100 | #define RME9652_F_2 (1<<24) /* external Crystal Chip if ERF=1 */ | |
101 | #define RME9652_ERF (1<<25) /* Error-Flag of SDPIF Receiver (1=No Lock) */ | |
102 | #define RME9652_buffer_id (1<<26) /* toggles by each interrupt on rec/play */ | |
103 | #define RME9652_tc_valid (1<<27) /* 1 = a signal is detected on time-code input */ | |
104 | #define RME9652_SPDIF_READ (1<<28) /* byte available from Rev 1.5+ S/PDIF interface */ | |
105 | ||
106 | #define RME9652_sync (RME9652_sync_0|RME9652_sync_1|RME9652_sync_2) | |
107 | #define RME9652_lock (RME9652_lock_0|RME9652_lock_1|RME9652_lock_2) | |
108 | #define RME9652_F (RME9652_F_0|RME9652_F_1|RME9652_F_2) | |
109 | #define rme9652_decode_spdif_rate(x) ((x)>>22) | |
110 | ||
111 | /* Bit 6..15 : h/w buffer pointer */ | |
112 | ||
113 | #define RME9652_buf_pos 0x000FFC0 | |
114 | ||
115 | /* Bits 31,30,29 are bits 5,4,3 of h/w pointer position on later | |
116 | Rev G EEPROMS and Rev 1.5 cards or later. | |
117 | */ | |
118 | ||
119 | #define RME9652_REV15_buf_pos(x) ((((x)&0xE0000000)>>26)|((x)&RME9652_buf_pos)) | |
120 | ||
1da177e4 LT |
121 | /* amount of io space we remap for register access. i'm not sure we |
122 | even need this much, but 1K is nice round number :) | |
123 | */ | |
124 | ||
125 | #define RME9652_IO_EXTENT 1024 | |
126 | ||
127 | #define RME9652_init_buffer 0 | |
128 | #define RME9652_play_buffer 32 /* holds ptr to 26x64kBit host RAM */ | |
129 | #define RME9652_rec_buffer 36 /* holds ptr to 26x64kBit host RAM */ | |
130 | #define RME9652_control_register 64 | |
131 | #define RME9652_irq_clear 96 | |
132 | #define RME9652_time_code 100 /* useful if used with alesis adat */ | |
133 | #define RME9652_thru_base 128 /* 132...228 Thru for 26 channels */ | |
134 | ||
135 | /* Read-only registers */ | |
136 | ||
137 | /* Writing to any of the register locations writes to the status | |
138 | register. We'll use the first location as our point of access. | |
139 | */ | |
140 | ||
141 | #define RME9652_status_register 0 | |
142 | ||
143 | /* --------- Control-Register Bits ---------------- */ | |
144 | ||
145 | ||
146 | #define RME9652_start_bit (1<<0) /* start record/play */ | |
147 | /* bits 1-3 encode buffersize/latency */ | |
148 | #define RME9652_Master (1<<4) /* Clock Mode Master=1,Slave/Auto=0 */ | |
561de31a | 149 | #define RME9652_IE (1<<5) /* Interrupt Enable */ |
1da177e4 LT |
150 | #define RME9652_freq (1<<6) /* samplerate 0=44.1/88.2, 1=48/96 kHz */ |
151 | #define RME9652_freq1 (1<<7) /* if 0, 32kHz, else always 1 */ | |
152 | #define RME9652_DS (1<<8) /* Doule Speed 0=44.1/48, 1=88.2/96 Khz */ | |
153 | #define RME9652_PRO (1<<9) /* S/PDIF out: 0=consumer, 1=professional */ | |
154 | #define RME9652_EMP (1<<10) /* Emphasis 0=None, 1=ON */ | |
155 | #define RME9652_Dolby (1<<11) /* Non-audio bit 1=set, 0=unset */ | |
156 | #define RME9652_opt_out (1<<12) /* Use 1st optical OUT as SPDIF: 1=yes,0=no */ | |
157 | #define RME9652_wsel (1<<13) /* use Wordclock as sync (overwrites master) */ | |
158 | #define RME9652_inp_0 (1<<14) /* SPDIF-IN: 00=optical (ADAT1), */ | |
159 | #define RME9652_inp_1 (1<<15) /* 01=koaxial (Cinch), 10=Internal CDROM */ | |
160 | #define RME9652_SyncPref_ADAT2 (1<<16) | |
161 | #define RME9652_SyncPref_ADAT3 (1<<17) | |
162 | #define RME9652_SPDIF_RESET (1<<18) /* Rev 1.5+: h/w S/PDIF receiver */ | |
163 | #define RME9652_SPDIF_SELECT (1<<19) | |
164 | #define RME9652_SPDIF_CLOCK (1<<20) | |
165 | #define RME9652_SPDIF_WRITE (1<<21) | |
166 | #define RME9652_ADAT1_INTERNAL (1<<22) /* Rev 1.5+: if set, internal CD connector carries ADAT */ | |
167 | ||
168 | /* buffersize = 512Bytes * 2^n, where n is made from Bit2 ... Bit0 */ | |
169 | ||
170 | #define RME9652_latency 0x0e | |
171 | #define rme9652_encode_latency(x) (((x)&0x7)<<1) | |
172 | #define rme9652_decode_latency(x) (((x)>>1)&0x7) | |
173 | #define rme9652_running_double_speed(s) ((s)->control_register & RME9652_DS) | |
174 | #define RME9652_inp (RME9652_inp_0|RME9652_inp_1) | |
175 | #define rme9652_encode_spdif_in(x) (((x)&0x3)<<14) | |
176 | #define rme9652_decode_spdif_in(x) (((x)>>14)&0x3) | |
177 | ||
178 | #define RME9652_SyncPref_Mask (RME9652_SyncPref_ADAT2|RME9652_SyncPref_ADAT3) | |
179 | #define RME9652_SyncPref_ADAT1 0 | |
180 | #define RME9652_SyncPref_SPDIF (RME9652_SyncPref_ADAT2|RME9652_SyncPref_ADAT3) | |
181 | ||
182 | /* the size of a substream (1 mono data stream) */ | |
183 | ||
184 | #define RME9652_CHANNEL_BUFFER_SAMPLES (16*1024) | |
185 | #define RME9652_CHANNEL_BUFFER_BYTES (4*RME9652_CHANNEL_BUFFER_SAMPLES) | |
186 | ||
187 | /* the size of the area we need to allocate for DMA transfers. the | |
188 | size is the same regardless of the number of channels - the | |
189 | 9636 still uses the same memory area. | |
190 | ||
191 | Note that we allocate 1 more channel than is apparently needed | |
192 | because the h/w seems to write 1 byte beyond the end of the last | |
193 | page. Sigh. | |
194 | */ | |
195 | ||
196 | #define RME9652_DMA_AREA_BYTES ((RME9652_NCHANNELS+1) * RME9652_CHANNEL_BUFFER_BYTES) | |
197 | #define RME9652_DMA_AREA_KILOBYTES (RME9652_DMA_AREA_BYTES/1024) | |
198 | ||
abfd67bd | 199 | struct snd_rme9652 { |
1da177e4 LT |
200 | int dev; |
201 | ||
202 | spinlock_t lock; | |
203 | int irq; | |
204 | unsigned long port; | |
205 | void __iomem *iobase; | |
206 | ||
207 | int precise_ptr; | |
208 | ||
209 | u32 control_register; /* cached value */ | |
210 | u32 thru_bits; /* thru 1=on, 0=off channel 1=Bit1... channel 26= Bit26 */ | |
211 | ||
212 | u32 creg_spdif; | |
213 | u32 creg_spdif_stream; | |
214 | ||
215 | char *card_name; /* hammerfall or hammerfall light names */ | |
216 | ||
217 | size_t hw_offsetmask; /* &-with status register to get real hw_offset */ | |
218 | size_t prev_hw_offset; /* previous hw offset */ | |
219 | size_t max_jitter; /* maximum jitter in frames for | |
220 | hw pointer */ | |
221 | size_t period_bytes; /* guess what this is */ | |
222 | ||
223 | unsigned char ds_channels; | |
224 | unsigned char ss_channels; /* different for hammerfall/hammerfall-light */ | |
225 | ||
226 | struct snd_dma_buffer playback_dma_buf; | |
227 | struct snd_dma_buffer capture_dma_buf; | |
228 | ||
229 | unsigned char *capture_buffer; /* suitably aligned address */ | |
230 | unsigned char *playback_buffer; /* suitably aligned address */ | |
231 | ||
232 | pid_t capture_pid; | |
233 | pid_t playback_pid; | |
234 | ||
abfd67bd TI |
235 | struct snd_pcm_substream *capture_substream; |
236 | struct snd_pcm_substream *playback_substream; | |
1da177e4 LT |
237 | int running; |
238 | ||
239 | int passthru; /* non-zero if doing pass-thru */ | |
240 | int hw_rev; /* h/w rev * 10 (i.e. 1.5 has hw_rev = 15) */ | |
241 | ||
242 | int last_spdif_sample_rate; /* so that we can catch externally ... */ | |
243 | int last_adat_sample_rate; /* ... induced rate changes */ | |
244 | ||
245 | char *channel_map; | |
246 | ||
abfd67bd TI |
247 | struct snd_card *card; |
248 | struct snd_pcm *pcm; | |
1da177e4 | 249 | struct pci_dev *pci; |
abfd67bd | 250 | struct snd_kcontrol *spdif_ctl; |
1da177e4 | 251 | |
abfd67bd | 252 | }; |
1da177e4 LT |
253 | |
254 | /* These tables map the ALSA channels 1..N to the channels that we | |
255 | need to use in order to find the relevant channel buffer. RME | |
256 | refer to this kind of mapping as between "the ADAT channel and | |
257 | the DMA channel." We index it using the logical audio channel, | |
258 | and the value is the DMA channel (i.e. channel buffer number) | |
259 | where the data for that channel can be read/written from/to. | |
260 | */ | |
261 | ||
262 | static char channel_map_9652_ss[26] = { | |
263 | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, | |
264 | 18, 19, 20, 21, 22, 23, 24, 25 | |
265 | }; | |
266 | ||
267 | static char channel_map_9636_ss[26] = { | |
268 | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, | |
269 | /* channels 16 and 17 are S/PDIF */ | |
270 | 24, 25, | |
271 | /* channels 18-25 don't exist */ | |
272 | -1, -1, -1, -1, -1, -1, -1, -1 | |
273 | }; | |
274 | ||
275 | static char channel_map_9652_ds[26] = { | |
276 | /* ADAT channels are remapped */ | |
277 | 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, | |
278 | /* channels 12 and 13 are S/PDIF */ | |
279 | 24, 25, | |
280 | /* others don't exist */ | |
281 | -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 | |
282 | }; | |
283 | ||
284 | static char channel_map_9636_ds[26] = { | |
285 | /* ADAT channels are remapped */ | |
286 | 1, 3, 5, 7, 9, 11, 13, 15, | |
287 | /* channels 8 and 9 are S/PDIF */ | |
770bd4bf | 288 | 24, 25, |
1da177e4 LT |
289 | /* others don't exist */ |
290 | -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1 | |
291 | }; | |
292 | ||
293 | static int snd_hammerfall_get_buffer(struct pci_dev *pci, struct snd_dma_buffer *dmab, size_t size) | |
294 | { | |
295 | dmab->dev.type = SNDRV_DMA_TYPE_DEV; | |
296 | dmab->dev.dev = snd_dma_pci_data(pci); | |
b6a96915 TI |
297 | if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(pci), |
298 | size, dmab) < 0) | |
299 | return -ENOMEM; | |
1da177e4 LT |
300 | return 0; |
301 | } | |
302 | ||
303 | static void snd_hammerfall_free_buffer(struct snd_dma_buffer *dmab, struct pci_dev *pci) | |
304 | { | |
47d98c02 TI |
305 | if (dmab->area) |
306 | snd_dma_free_pages(dmab); | |
1da177e4 LT |
307 | } |
308 | ||
309 | ||
9baa3c34 | 310 | static const struct pci_device_id snd_rme9652_ids[] = { |
1da177e4 LT |
311 | { |
312 | .vendor = 0x10ee, | |
313 | .device = 0x3fc4, | |
314 | .subvendor = PCI_ANY_ID, | |
315 | .subdevice = PCI_ANY_ID, | |
316 | }, /* RME Digi9652 */ | |
317 | { 0, }, | |
318 | }; | |
319 | ||
320 | MODULE_DEVICE_TABLE(pci, snd_rme9652_ids); | |
321 | ||
abfd67bd | 322 | static inline void rme9652_write(struct snd_rme9652 *rme9652, int reg, int val) |
1da177e4 LT |
323 | { |
324 | writel(val, rme9652->iobase + reg); | |
325 | } | |
326 | ||
abfd67bd | 327 | static inline unsigned int rme9652_read(struct snd_rme9652 *rme9652, int reg) |
1da177e4 LT |
328 | { |
329 | return readl(rme9652->iobase + reg); | |
330 | } | |
331 | ||
abfd67bd | 332 | static inline int snd_rme9652_use_is_exclusive(struct snd_rme9652 *rme9652) |
1da177e4 LT |
333 | { |
334 | unsigned long flags; | |
335 | int ret = 1; | |
336 | ||
337 | spin_lock_irqsave(&rme9652->lock, flags); | |
338 | if ((rme9652->playback_pid != rme9652->capture_pid) && | |
339 | (rme9652->playback_pid >= 0) && (rme9652->capture_pid >= 0)) { | |
340 | ret = 0; | |
341 | } | |
342 | spin_unlock_irqrestore(&rme9652->lock, flags); | |
343 | return ret; | |
344 | } | |
345 | ||
abfd67bd | 346 | static inline int rme9652_adat_sample_rate(struct snd_rme9652 *rme9652) |
1da177e4 LT |
347 | { |
348 | if (rme9652_running_double_speed(rme9652)) { | |
349 | return (rme9652_read(rme9652, RME9652_status_register) & | |
350 | RME9652_fs48) ? 96000 : 88200; | |
351 | } else { | |
352 | return (rme9652_read(rme9652, RME9652_status_register) & | |
353 | RME9652_fs48) ? 48000 : 44100; | |
354 | } | |
355 | } | |
356 | ||
abfd67bd | 357 | static inline void rme9652_compute_period_size(struct snd_rme9652 *rme9652) |
1da177e4 LT |
358 | { |
359 | unsigned int i; | |
360 | ||
361 | i = rme9652->control_register & RME9652_latency; | |
362 | rme9652->period_bytes = 1 << ((rme9652_decode_latency(i) + 8)); | |
363 | rme9652->hw_offsetmask = | |
364 | (rme9652->period_bytes * 2 - 1) & RME9652_buf_pos; | |
365 | rme9652->max_jitter = 80; | |
366 | } | |
367 | ||
abfd67bd | 368 | static snd_pcm_uframes_t rme9652_hw_pointer(struct snd_rme9652 *rme9652) |
1da177e4 LT |
369 | { |
370 | int status; | |
371 | unsigned int offset, frag; | |
372 | snd_pcm_uframes_t period_size = rme9652->period_bytes / 4; | |
373 | snd_pcm_sframes_t delta; | |
374 | ||
375 | status = rme9652_read(rme9652, RME9652_status_register); | |
376 | if (!rme9652->precise_ptr) | |
377 | return (status & RME9652_buffer_id) ? period_size : 0; | |
378 | offset = status & RME9652_buf_pos; | |
379 | ||
380 | /* The hardware may give a backward movement for up to 80 frames | |
381 | Martin Kirst <martin.kirst@freenet.de> knows the details. | |
382 | */ | |
383 | ||
384 | delta = rme9652->prev_hw_offset - offset; | |
385 | delta &= 0xffff; | |
386 | if (delta <= (snd_pcm_sframes_t)rme9652->max_jitter * 4) | |
387 | offset = rme9652->prev_hw_offset; | |
388 | else | |
389 | rme9652->prev_hw_offset = offset; | |
390 | offset &= rme9652->hw_offsetmask; | |
391 | offset /= 4; | |
392 | frag = status & RME9652_buffer_id; | |
393 | ||
394 | if (offset < period_size) { | |
395 | if (offset > rme9652->max_jitter) { | |
396 | if (frag) | |
09ae539e TI |
397 | dev_err(rme9652->card->dev, |
398 | "Unexpected hw_pointer position (bufid == 0): status: %x offset: %d\n", | |
399 | status, offset); | |
1da177e4 LT |
400 | } else if (!frag) |
401 | return 0; | |
402 | offset -= rme9652->max_jitter; | |
304e3bb7 | 403 | if ((int)offset < 0) |
1da177e4 LT |
404 | offset += period_size * 2; |
405 | } else { | |
406 | if (offset > period_size + rme9652->max_jitter) { | |
407 | if (!frag) | |
09ae539e TI |
408 | dev_err(rme9652->card->dev, |
409 | "Unexpected hw_pointer position (bufid == 1): status: %x offset: %d\n", | |
410 | status, offset); | |
1da177e4 LT |
411 | } else if (frag) |
412 | return period_size; | |
413 | offset -= rme9652->max_jitter; | |
414 | } | |
415 | ||
416 | return offset; | |
417 | } | |
418 | ||
abfd67bd | 419 | static inline void rme9652_reset_hw_pointer(struct snd_rme9652 *rme9652) |
1da177e4 LT |
420 | { |
421 | int i; | |
422 | ||
423 | /* reset the FIFO pointer to zero. We do this by writing to 8 | |
424 | registers, each of which is a 32bit wide register, and set | |
425 | them all to zero. Note that s->iobase is a pointer to | |
426 | int32, not pointer to char. | |
427 | */ | |
428 | ||
429 | for (i = 0; i < 8; i++) { | |
430 | rme9652_write(rme9652, i * 4, 0); | |
431 | udelay(10); | |
432 | } | |
433 | rme9652->prev_hw_offset = 0; | |
434 | } | |
435 | ||
abfd67bd | 436 | static inline void rme9652_start(struct snd_rme9652 *s) |
1da177e4 LT |
437 | { |
438 | s->control_register |= (RME9652_IE | RME9652_start_bit); | |
439 | rme9652_write(s, RME9652_control_register, s->control_register); | |
440 | } | |
441 | ||
abfd67bd | 442 | static inline void rme9652_stop(struct snd_rme9652 *s) |
1da177e4 LT |
443 | { |
444 | s->control_register &= ~(RME9652_start_bit | RME9652_IE); | |
445 | rme9652_write(s, RME9652_control_register, s->control_register); | |
446 | } | |
447 | ||
abfd67bd | 448 | static int rme9652_set_interrupt_interval(struct snd_rme9652 *s, |
1da177e4 LT |
449 | unsigned int frames) |
450 | { | |
451 | int restart = 0; | |
452 | int n; | |
453 | ||
454 | spin_lock_irq(&s->lock); | |
455 | ||
456 | if ((restart = s->running)) { | |
457 | rme9652_stop(s); | |
458 | } | |
459 | ||
460 | frames >>= 7; | |
461 | n = 0; | |
462 | while (frames) { | |
463 | n++; | |
464 | frames >>= 1; | |
465 | } | |
466 | ||
467 | s->control_register &= ~RME9652_latency; | |
468 | s->control_register |= rme9652_encode_latency(n); | |
469 | ||
470 | rme9652_write(s, RME9652_control_register, s->control_register); | |
471 | ||
472 | rme9652_compute_period_size(s); | |
473 | ||
474 | if (restart) | |
475 | rme9652_start(s); | |
476 | ||
477 | spin_unlock_irq(&s->lock); | |
478 | ||
479 | return 0; | |
480 | } | |
481 | ||
abfd67bd | 482 | static int rme9652_set_rate(struct snd_rme9652 *rme9652, int rate) |
1da177e4 LT |
483 | { |
484 | int restart; | |
485 | int reject_if_open = 0; | |
486 | int xrate; | |
487 | ||
488 | if (!snd_rme9652_use_is_exclusive (rme9652)) { | |
489 | return -EBUSY; | |
490 | } | |
491 | ||
492 | /* Changing from a "single speed" to a "double speed" rate is | |
493 | not allowed if any substreams are open. This is because | |
494 | such a change causes a shift in the location of | |
495 | the DMA buffers and a reduction in the number of available | |
496 | buffers. | |
497 | ||
498 | Note that a similar but essentially insoluble problem | |
499 | exists for externally-driven rate changes. All we can do | |
500 | is to flag rate changes in the read/write routines. | |
501 | */ | |
502 | ||
503 | spin_lock_irq(&rme9652->lock); | |
504 | xrate = rme9652_adat_sample_rate(rme9652); | |
505 | ||
506 | switch (rate) { | |
507 | case 44100: | |
508 | if (xrate > 48000) { | |
509 | reject_if_open = 1; | |
510 | } | |
511 | rate = 0; | |
512 | break; | |
513 | case 48000: | |
514 | if (xrate > 48000) { | |
515 | reject_if_open = 1; | |
516 | } | |
517 | rate = RME9652_freq; | |
518 | break; | |
519 | case 88200: | |
520 | if (xrate < 48000) { | |
521 | reject_if_open = 1; | |
522 | } | |
523 | rate = RME9652_DS; | |
524 | break; | |
525 | case 96000: | |
526 | if (xrate < 48000) { | |
527 | reject_if_open = 1; | |
528 | } | |
529 | rate = RME9652_DS | RME9652_freq; | |
530 | break; | |
531 | default: | |
532 | spin_unlock_irq(&rme9652->lock); | |
533 | return -EINVAL; | |
534 | } | |
535 | ||
536 | if (reject_if_open && (rme9652->capture_pid >= 0 || rme9652->playback_pid >= 0)) { | |
537 | spin_unlock_irq(&rme9652->lock); | |
538 | return -EBUSY; | |
539 | } | |
540 | ||
541 | if ((restart = rme9652->running)) { | |
542 | rme9652_stop(rme9652); | |
543 | } | |
544 | rme9652->control_register &= ~(RME9652_freq | RME9652_DS); | |
545 | rme9652->control_register |= rate; | |
546 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
547 | ||
548 | if (restart) { | |
549 | rme9652_start(rme9652); | |
550 | } | |
551 | ||
552 | if (rate & RME9652_DS) { | |
553 | if (rme9652->ss_channels == RME9652_NCHANNELS) { | |
554 | rme9652->channel_map = channel_map_9652_ds; | |
555 | } else { | |
556 | rme9652->channel_map = channel_map_9636_ds; | |
557 | } | |
558 | } else { | |
559 | if (rme9652->ss_channels == RME9652_NCHANNELS) { | |
560 | rme9652->channel_map = channel_map_9652_ss; | |
561 | } else { | |
562 | rme9652->channel_map = channel_map_9636_ss; | |
563 | } | |
564 | } | |
565 | ||
566 | spin_unlock_irq(&rme9652->lock); | |
567 | return 0; | |
568 | } | |
569 | ||
abfd67bd | 570 | static void rme9652_set_thru(struct snd_rme9652 *rme9652, int channel, int enable) |
1da177e4 LT |
571 | { |
572 | int i; | |
573 | ||
574 | rme9652->passthru = 0; | |
575 | ||
576 | if (channel < 0) { | |
577 | ||
578 | /* set thru for all channels */ | |
579 | ||
580 | if (enable) { | |
581 | for (i = 0; i < RME9652_NCHANNELS; i++) { | |
582 | rme9652->thru_bits |= (1 << i); | |
583 | rme9652_write(rme9652, RME9652_thru_base + i * 4, 1); | |
584 | } | |
585 | } else { | |
586 | for (i = 0; i < RME9652_NCHANNELS; i++) { | |
587 | rme9652->thru_bits &= ~(1 << i); | |
588 | rme9652_write(rme9652, RME9652_thru_base + i * 4, 0); | |
589 | } | |
590 | } | |
591 | ||
592 | } else { | |
593 | int mapped_channel; | |
594 | ||
1da177e4 LT |
595 | mapped_channel = rme9652->channel_map[channel]; |
596 | ||
597 | if (enable) { | |
598 | rme9652->thru_bits |= (1 << mapped_channel); | |
599 | } else { | |
600 | rme9652->thru_bits &= ~(1 << mapped_channel); | |
601 | } | |
602 | ||
603 | rme9652_write(rme9652, | |
604 | RME9652_thru_base + mapped_channel * 4, | |
605 | enable ? 1 : 0); | |
606 | } | |
607 | } | |
608 | ||
abfd67bd | 609 | static int rme9652_set_passthru(struct snd_rme9652 *rme9652, int onoff) |
1da177e4 LT |
610 | { |
611 | if (onoff) { | |
612 | rme9652_set_thru(rme9652, -1, 1); | |
613 | ||
614 | /* we don't want interrupts, so do a | |
615 | custom version of rme9652_start(). | |
616 | */ | |
617 | ||
618 | rme9652->control_register = | |
619 | RME9652_inp_0 | | |
620 | rme9652_encode_latency(7) | | |
621 | RME9652_start_bit; | |
622 | ||
623 | rme9652_reset_hw_pointer(rme9652); | |
624 | ||
625 | rme9652_write(rme9652, RME9652_control_register, | |
626 | rme9652->control_register); | |
627 | rme9652->passthru = 1; | |
628 | } else { | |
629 | rme9652_set_thru(rme9652, -1, 0); | |
630 | rme9652_stop(rme9652); | |
631 | rme9652->passthru = 0; | |
632 | } | |
633 | ||
634 | return 0; | |
635 | } | |
636 | ||
abfd67bd | 637 | static void rme9652_spdif_set_bit (struct snd_rme9652 *rme9652, int mask, int onoff) |
1da177e4 LT |
638 | { |
639 | if (onoff) | |
640 | rme9652->control_register |= mask; | |
641 | else | |
642 | rme9652->control_register &= ~mask; | |
643 | ||
644 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
645 | } | |
646 | ||
abfd67bd | 647 | static void rme9652_spdif_write_byte (struct snd_rme9652 *rme9652, const int val) |
1da177e4 LT |
648 | { |
649 | long mask; | |
650 | long i; | |
651 | ||
652 | for (i = 0, mask = 0x80; i < 8; i++, mask >>= 1) { | |
653 | if (val & mask) | |
654 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_WRITE, 1); | |
655 | else | |
656 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_WRITE, 0); | |
657 | ||
658 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_CLOCK, 1); | |
659 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_CLOCK, 0); | |
660 | } | |
661 | } | |
662 | ||
abfd67bd | 663 | static int rme9652_spdif_read_byte (struct snd_rme9652 *rme9652) |
1da177e4 LT |
664 | { |
665 | long mask; | |
666 | long val; | |
667 | long i; | |
668 | ||
669 | val = 0; | |
670 | ||
671 | for (i = 0, mask = 0x80; i < 8; i++, mask >>= 1) { | |
672 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_CLOCK, 1); | |
673 | if (rme9652_read (rme9652, RME9652_status_register) & RME9652_SPDIF_READ) | |
674 | val |= mask; | |
675 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_CLOCK, 0); | |
676 | } | |
677 | ||
678 | return val; | |
679 | } | |
680 | ||
abfd67bd | 681 | static void rme9652_write_spdif_codec (struct snd_rme9652 *rme9652, const int address, const int data) |
1da177e4 LT |
682 | { |
683 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 1); | |
684 | rme9652_spdif_write_byte (rme9652, 0x20); | |
685 | rme9652_spdif_write_byte (rme9652, address); | |
686 | rme9652_spdif_write_byte (rme9652, data); | |
687 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 0); | |
688 | } | |
689 | ||
690 | ||
abfd67bd | 691 | static int rme9652_spdif_read_codec (struct snd_rme9652 *rme9652, const int address) |
1da177e4 LT |
692 | { |
693 | int ret; | |
694 | ||
695 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 1); | |
696 | rme9652_spdif_write_byte (rme9652, 0x20); | |
697 | rme9652_spdif_write_byte (rme9652, address); | |
698 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 0); | |
699 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 1); | |
700 | ||
701 | rme9652_spdif_write_byte (rme9652, 0x21); | |
702 | ret = rme9652_spdif_read_byte (rme9652); | |
703 | rme9652_spdif_set_bit (rme9652, RME9652_SPDIF_SELECT, 0); | |
704 | ||
705 | return ret; | |
706 | } | |
707 | ||
abfd67bd | 708 | static void rme9652_initialize_spdif_receiver (struct snd_rme9652 *rme9652) |
1da177e4 LT |
709 | { |
710 | /* XXX what unsets this ? */ | |
711 | ||
712 | rme9652->control_register |= RME9652_SPDIF_RESET; | |
713 | ||
714 | rme9652_write_spdif_codec (rme9652, 4, 0x40); | |
715 | rme9652_write_spdif_codec (rme9652, 17, 0x13); | |
716 | rme9652_write_spdif_codec (rme9652, 6, 0x02); | |
717 | } | |
718 | ||
abfd67bd | 719 | static inline int rme9652_spdif_sample_rate(struct snd_rme9652 *s) |
1da177e4 LT |
720 | { |
721 | unsigned int rate_bits; | |
722 | ||
723 | if (rme9652_read(s, RME9652_status_register) & RME9652_ERF) { | |
724 | return -1; /* error condition */ | |
725 | } | |
726 | ||
727 | if (s->hw_rev == 15) { | |
728 | ||
729 | int x, y, ret; | |
730 | ||
731 | x = rme9652_spdif_read_codec (s, 30); | |
732 | ||
733 | if (x != 0) | |
734 | y = 48000 * 64 / x; | |
735 | else | |
736 | y = 0; | |
737 | ||
738 | if (y > 30400 && y < 33600) ret = 32000; | |
739 | else if (y > 41900 && y < 46000) ret = 44100; | |
740 | else if (y > 46000 && y < 50400) ret = 48000; | |
741 | else if (y > 60800 && y < 67200) ret = 64000; | |
742 | else if (y > 83700 && y < 92000) ret = 88200; | |
743 | else if (y > 92000 && y < 100000) ret = 96000; | |
744 | else ret = 0; | |
745 | return ret; | |
746 | } | |
747 | ||
748 | rate_bits = rme9652_read(s, RME9652_status_register) & RME9652_F; | |
749 | ||
750 | switch (rme9652_decode_spdif_rate(rate_bits)) { | |
751 | case 0x7: | |
752 | return 32000; | |
753 | break; | |
754 | ||
755 | case 0x6: | |
756 | return 44100; | |
757 | break; | |
758 | ||
759 | case 0x5: | |
760 | return 48000; | |
761 | break; | |
762 | ||
763 | case 0x4: | |
764 | return 88200; | |
765 | break; | |
766 | ||
767 | case 0x3: | |
768 | return 96000; | |
769 | break; | |
770 | ||
771 | case 0x0: | |
772 | return 64000; | |
773 | break; | |
774 | ||
775 | default: | |
09ae539e TI |
776 | dev_err(s->card->dev, |
777 | "%s: unknown S/PDIF input rate (bits = 0x%x)\n", | |
1da177e4 LT |
778 | s->card_name, rate_bits); |
779 | return 0; | |
780 | break; | |
781 | } | |
782 | } | |
783 | ||
784 | /*----------------------------------------------------------------------------- | |
785 | Control Interface | |
786 | ----------------------------------------------------------------------------*/ | |
787 | ||
abfd67bd | 788 | static u32 snd_rme9652_convert_from_aes(struct snd_aes_iec958 *aes) |
1da177e4 LT |
789 | { |
790 | u32 val = 0; | |
791 | val |= (aes->status[0] & IEC958_AES0_PROFESSIONAL) ? RME9652_PRO : 0; | |
792 | val |= (aes->status[0] & IEC958_AES0_NONAUDIO) ? RME9652_Dolby : 0; | |
793 | if (val & RME9652_PRO) | |
794 | val |= (aes->status[0] & IEC958_AES0_PRO_EMPHASIS_5015) ? RME9652_EMP : 0; | |
795 | else | |
796 | val |= (aes->status[0] & IEC958_AES0_CON_EMPHASIS_5015) ? RME9652_EMP : 0; | |
797 | return val; | |
798 | } | |
799 | ||
abfd67bd | 800 | static void snd_rme9652_convert_to_aes(struct snd_aes_iec958 *aes, u32 val) |
1da177e4 LT |
801 | { |
802 | aes->status[0] = ((val & RME9652_PRO) ? IEC958_AES0_PROFESSIONAL : 0) | | |
803 | ((val & RME9652_Dolby) ? IEC958_AES0_NONAUDIO : 0); | |
804 | if (val & RME9652_PRO) | |
805 | aes->status[0] |= (val & RME9652_EMP) ? IEC958_AES0_PRO_EMPHASIS_5015 : 0; | |
806 | else | |
807 | aes->status[0] |= (val & RME9652_EMP) ? IEC958_AES0_CON_EMPHASIS_5015 : 0; | |
808 | } | |
809 | ||
abfd67bd | 810 | static int snd_rme9652_control_spdif_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 LT |
811 | { |
812 | uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958; | |
813 | uinfo->count = 1; | |
814 | return 0; | |
815 | } | |
816 | ||
abfd67bd | 817 | static int snd_rme9652_control_spdif_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 818 | { |
abfd67bd | 819 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
820 | |
821 | snd_rme9652_convert_to_aes(&ucontrol->value.iec958, rme9652->creg_spdif); | |
822 | return 0; | |
823 | } | |
824 | ||
abfd67bd | 825 | static int snd_rme9652_control_spdif_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 826 | { |
abfd67bd | 827 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
828 | int change; |
829 | u32 val; | |
830 | ||
831 | val = snd_rme9652_convert_from_aes(&ucontrol->value.iec958); | |
832 | spin_lock_irq(&rme9652->lock); | |
833 | change = val != rme9652->creg_spdif; | |
834 | rme9652->creg_spdif = val; | |
835 | spin_unlock_irq(&rme9652->lock); | |
836 | return change; | |
837 | } | |
838 | ||
abfd67bd | 839 | static int snd_rme9652_control_spdif_stream_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 LT |
840 | { |
841 | uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958; | |
842 | uinfo->count = 1; | |
843 | return 0; | |
844 | } | |
845 | ||
abfd67bd | 846 | static int snd_rme9652_control_spdif_stream_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 847 | { |
abfd67bd | 848 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
849 | |
850 | snd_rme9652_convert_to_aes(&ucontrol->value.iec958, rme9652->creg_spdif_stream); | |
851 | return 0; | |
852 | } | |
853 | ||
abfd67bd | 854 | static int snd_rme9652_control_spdif_stream_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 855 | { |
abfd67bd | 856 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
857 | int change; |
858 | u32 val; | |
859 | ||
860 | val = snd_rme9652_convert_from_aes(&ucontrol->value.iec958); | |
861 | spin_lock_irq(&rme9652->lock); | |
862 | change = val != rme9652->creg_spdif_stream; | |
863 | rme9652->creg_spdif_stream = val; | |
864 | rme9652->control_register &= ~(RME9652_PRO | RME9652_Dolby | RME9652_EMP); | |
865 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register |= val); | |
866 | spin_unlock_irq(&rme9652->lock); | |
867 | return change; | |
868 | } | |
869 | ||
abfd67bd | 870 | static int snd_rme9652_control_spdif_mask_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 LT |
871 | { |
872 | uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958; | |
873 | uinfo->count = 1; | |
874 | return 0; | |
875 | } | |
876 | ||
abfd67bd | 877 | static int snd_rme9652_control_spdif_mask_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 LT |
878 | { |
879 | ucontrol->value.iec958.status[0] = kcontrol->private_value; | |
880 | return 0; | |
881 | } | |
882 | ||
883 | #define RME9652_ADAT1_IN(xname, xindex) \ | |
67ed4161 | 884 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
885 | .info = snd_rme9652_info_adat1_in, \ |
886 | .get = snd_rme9652_get_adat1_in, \ | |
887 | .put = snd_rme9652_put_adat1_in } | |
888 | ||
abfd67bd | 889 | static unsigned int rme9652_adat1_in(struct snd_rme9652 *rme9652) |
1da177e4 LT |
890 | { |
891 | if (rme9652->control_register & RME9652_ADAT1_INTERNAL) | |
892 | return 1; | |
893 | return 0; | |
894 | } | |
895 | ||
abfd67bd | 896 | static int rme9652_set_adat1_input(struct snd_rme9652 *rme9652, int internal) |
1da177e4 LT |
897 | { |
898 | int restart = 0; | |
899 | ||
900 | if (internal) { | |
901 | rme9652->control_register |= RME9652_ADAT1_INTERNAL; | |
902 | } else { | |
903 | rme9652->control_register &= ~RME9652_ADAT1_INTERNAL; | |
904 | } | |
905 | ||
906 | /* XXX do we actually need to stop the card when we do this ? */ | |
907 | ||
908 | if ((restart = rme9652->running)) { | |
909 | rme9652_stop(rme9652); | |
910 | } | |
911 | ||
912 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
913 | ||
914 | if (restart) { | |
915 | rme9652_start(rme9652); | |
916 | } | |
917 | ||
918 | return 0; | |
919 | } | |
920 | ||
abfd67bd | 921 | static int snd_rme9652_info_adat1_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 922 | { |
7298ece7 | 923 | static const char * const texts[2] = {"ADAT1", "Internal"}; |
1da177e4 | 924 | |
7298ece7 | 925 | return snd_ctl_enum_info(uinfo, 1, 2, texts); |
1da177e4 LT |
926 | } |
927 | ||
abfd67bd | 928 | static int snd_rme9652_get_adat1_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 929 | { |
abfd67bd | 930 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
931 | |
932 | spin_lock_irq(&rme9652->lock); | |
933 | ucontrol->value.enumerated.item[0] = rme9652_adat1_in(rme9652); | |
934 | spin_unlock_irq(&rme9652->lock); | |
935 | return 0; | |
936 | } | |
937 | ||
abfd67bd | 938 | static int snd_rme9652_put_adat1_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 939 | { |
abfd67bd | 940 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
941 | int change; |
942 | unsigned int val; | |
943 | ||
944 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
945 | return -EBUSY; | |
946 | val = ucontrol->value.enumerated.item[0] % 2; | |
947 | spin_lock_irq(&rme9652->lock); | |
948 | change = val != rme9652_adat1_in(rme9652); | |
949 | if (change) | |
950 | rme9652_set_adat1_input(rme9652, val); | |
951 | spin_unlock_irq(&rme9652->lock); | |
952 | return change; | |
953 | } | |
954 | ||
955 | #define RME9652_SPDIF_IN(xname, xindex) \ | |
67ed4161 | 956 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
957 | .info = snd_rme9652_info_spdif_in, \ |
958 | .get = snd_rme9652_get_spdif_in, .put = snd_rme9652_put_spdif_in } | |
959 | ||
abfd67bd | 960 | static unsigned int rme9652_spdif_in(struct snd_rme9652 *rme9652) |
1da177e4 LT |
961 | { |
962 | return rme9652_decode_spdif_in(rme9652->control_register & | |
963 | RME9652_inp); | |
964 | } | |
965 | ||
abfd67bd | 966 | static int rme9652_set_spdif_input(struct snd_rme9652 *rme9652, int in) |
1da177e4 LT |
967 | { |
968 | int restart = 0; | |
969 | ||
970 | rme9652->control_register &= ~RME9652_inp; | |
971 | rme9652->control_register |= rme9652_encode_spdif_in(in); | |
972 | ||
973 | if ((restart = rme9652->running)) { | |
974 | rme9652_stop(rme9652); | |
975 | } | |
976 | ||
977 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
978 | ||
979 | if (restart) { | |
980 | rme9652_start(rme9652); | |
981 | } | |
982 | ||
983 | return 0; | |
984 | } | |
985 | ||
abfd67bd | 986 | static int snd_rme9652_info_spdif_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 987 | { |
7298ece7 | 988 | static const char * const texts[3] = {"ADAT1", "Coaxial", "Internal"}; |
1da177e4 | 989 | |
7298ece7 | 990 | return snd_ctl_enum_info(uinfo, 1, 3, texts); |
1da177e4 LT |
991 | } |
992 | ||
abfd67bd | 993 | static int snd_rme9652_get_spdif_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 994 | { |
abfd67bd | 995 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
996 | |
997 | spin_lock_irq(&rme9652->lock); | |
998 | ucontrol->value.enumerated.item[0] = rme9652_spdif_in(rme9652); | |
999 | spin_unlock_irq(&rme9652->lock); | |
1000 | return 0; | |
1001 | } | |
1002 | ||
abfd67bd | 1003 | static int snd_rme9652_put_spdif_in(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1004 | { |
abfd67bd | 1005 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1006 | int change; |
1007 | unsigned int val; | |
1008 | ||
1009 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
1010 | return -EBUSY; | |
1011 | val = ucontrol->value.enumerated.item[0] % 3; | |
1012 | spin_lock_irq(&rme9652->lock); | |
1013 | change = val != rme9652_spdif_in(rme9652); | |
1014 | if (change) | |
1015 | rme9652_set_spdif_input(rme9652, val); | |
1016 | spin_unlock_irq(&rme9652->lock); | |
1017 | return change; | |
1018 | } | |
1019 | ||
1020 | #define RME9652_SPDIF_OUT(xname, xindex) \ | |
67ed4161 | 1021 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1022 | .info = snd_rme9652_info_spdif_out, \ |
1023 | .get = snd_rme9652_get_spdif_out, .put = snd_rme9652_put_spdif_out } | |
1024 | ||
abfd67bd | 1025 | static int rme9652_spdif_out(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1026 | { |
1027 | return (rme9652->control_register & RME9652_opt_out) ? 1 : 0; | |
1028 | } | |
1029 | ||
abfd67bd | 1030 | static int rme9652_set_spdif_output(struct snd_rme9652 *rme9652, int out) |
1da177e4 LT |
1031 | { |
1032 | int restart = 0; | |
1033 | ||
1034 | if (out) { | |
1035 | rme9652->control_register |= RME9652_opt_out; | |
1036 | } else { | |
1037 | rme9652->control_register &= ~RME9652_opt_out; | |
1038 | } | |
1039 | ||
1040 | if ((restart = rme9652->running)) { | |
1041 | rme9652_stop(rme9652); | |
1042 | } | |
1043 | ||
1044 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
1045 | ||
1046 | if (restart) { | |
1047 | rme9652_start(rme9652); | |
1048 | } | |
1049 | ||
1050 | return 0; | |
1051 | } | |
1052 | ||
a5ce8890 | 1053 | #define snd_rme9652_info_spdif_out snd_ctl_boolean_mono_info |
1da177e4 | 1054 | |
abfd67bd | 1055 | static int snd_rme9652_get_spdif_out(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1056 | { |
abfd67bd | 1057 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1058 | |
1059 | spin_lock_irq(&rme9652->lock); | |
1060 | ucontrol->value.integer.value[0] = rme9652_spdif_out(rme9652); | |
1061 | spin_unlock_irq(&rme9652->lock); | |
1062 | return 0; | |
1063 | } | |
1064 | ||
abfd67bd | 1065 | static int snd_rme9652_put_spdif_out(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1066 | { |
abfd67bd | 1067 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1068 | int change; |
1069 | unsigned int val; | |
1070 | ||
1071 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
1072 | return -EBUSY; | |
1073 | val = ucontrol->value.integer.value[0] & 1; | |
1074 | spin_lock_irq(&rme9652->lock); | |
1075 | change = (int)val != rme9652_spdif_out(rme9652); | |
1076 | rme9652_set_spdif_output(rme9652, val); | |
1077 | spin_unlock_irq(&rme9652->lock); | |
1078 | return change; | |
1079 | } | |
1080 | ||
1081 | #define RME9652_SYNC_MODE(xname, xindex) \ | |
67ed4161 | 1082 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1083 | .info = snd_rme9652_info_sync_mode, \ |
1084 | .get = snd_rme9652_get_sync_mode, .put = snd_rme9652_put_sync_mode } | |
1085 | ||
abfd67bd | 1086 | static int rme9652_sync_mode(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1087 | { |
1088 | if (rme9652->control_register & RME9652_wsel) { | |
1089 | return 2; | |
1090 | } else if (rme9652->control_register & RME9652_Master) { | |
1091 | return 1; | |
1092 | } else { | |
1093 | return 0; | |
1094 | } | |
1095 | } | |
1096 | ||
abfd67bd | 1097 | static int rme9652_set_sync_mode(struct snd_rme9652 *rme9652, int mode) |
1da177e4 LT |
1098 | { |
1099 | int restart = 0; | |
1100 | ||
1101 | switch (mode) { | |
1102 | case 0: | |
1103 | rme9652->control_register &= | |
1104 | ~(RME9652_Master | RME9652_wsel); | |
1105 | break; | |
1106 | case 1: | |
1107 | rme9652->control_register = | |
1108 | (rme9652->control_register & ~RME9652_wsel) | RME9652_Master; | |
1109 | break; | |
1110 | case 2: | |
1111 | rme9652->control_register |= | |
1112 | (RME9652_Master | RME9652_wsel); | |
1113 | break; | |
1114 | } | |
1115 | ||
1116 | if ((restart = rme9652->running)) { | |
1117 | rme9652_stop(rme9652); | |
1118 | } | |
1119 | ||
1120 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
1121 | ||
1122 | if (restart) { | |
1123 | rme9652_start(rme9652); | |
1124 | } | |
1125 | ||
1126 | return 0; | |
1127 | } | |
1128 | ||
abfd67bd | 1129 | static int snd_rme9652_info_sync_mode(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 1130 | { |
7298ece7 TI |
1131 | static const char * const texts[3] = { |
1132 | "AutoSync", "Master", "Word Clock" | |
1133 | }; | |
1da177e4 | 1134 | |
7298ece7 | 1135 | return snd_ctl_enum_info(uinfo, 1, 3, texts); |
1da177e4 LT |
1136 | } |
1137 | ||
abfd67bd | 1138 | static int snd_rme9652_get_sync_mode(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1139 | { |
abfd67bd | 1140 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1141 | |
1142 | spin_lock_irq(&rme9652->lock); | |
1143 | ucontrol->value.enumerated.item[0] = rme9652_sync_mode(rme9652); | |
1144 | spin_unlock_irq(&rme9652->lock); | |
1145 | return 0; | |
1146 | } | |
1147 | ||
abfd67bd | 1148 | static int snd_rme9652_put_sync_mode(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1149 | { |
abfd67bd | 1150 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1151 | int change; |
1152 | unsigned int val; | |
1153 | ||
1154 | val = ucontrol->value.enumerated.item[0] % 3; | |
1155 | spin_lock_irq(&rme9652->lock); | |
1156 | change = (int)val != rme9652_sync_mode(rme9652); | |
1157 | rme9652_set_sync_mode(rme9652, val); | |
1158 | spin_unlock_irq(&rme9652->lock); | |
1159 | return change; | |
1160 | } | |
1161 | ||
1162 | #define RME9652_SYNC_PREF(xname, xindex) \ | |
67ed4161 | 1163 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1164 | .info = snd_rme9652_info_sync_pref, \ |
1165 | .get = snd_rme9652_get_sync_pref, .put = snd_rme9652_put_sync_pref } | |
1166 | ||
abfd67bd | 1167 | static int rme9652_sync_pref(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1168 | { |
1169 | switch (rme9652->control_register & RME9652_SyncPref_Mask) { | |
1170 | case RME9652_SyncPref_ADAT1: | |
1171 | return RME9652_SYNC_FROM_ADAT1; | |
1172 | case RME9652_SyncPref_ADAT2: | |
1173 | return RME9652_SYNC_FROM_ADAT2; | |
1174 | case RME9652_SyncPref_ADAT3: | |
1175 | return RME9652_SYNC_FROM_ADAT3; | |
1176 | case RME9652_SyncPref_SPDIF: | |
1177 | return RME9652_SYNC_FROM_SPDIF; | |
1178 | } | |
1179 | /* Not reachable */ | |
1180 | return 0; | |
1181 | } | |
1182 | ||
abfd67bd | 1183 | static int rme9652_set_sync_pref(struct snd_rme9652 *rme9652, int pref) |
1da177e4 LT |
1184 | { |
1185 | int restart; | |
1186 | ||
1187 | rme9652->control_register &= ~RME9652_SyncPref_Mask; | |
1188 | switch (pref) { | |
1189 | case RME9652_SYNC_FROM_ADAT1: | |
1190 | rme9652->control_register |= RME9652_SyncPref_ADAT1; | |
1191 | break; | |
1192 | case RME9652_SYNC_FROM_ADAT2: | |
1193 | rme9652->control_register |= RME9652_SyncPref_ADAT2; | |
1194 | break; | |
1195 | case RME9652_SYNC_FROM_ADAT3: | |
1196 | rme9652->control_register |= RME9652_SyncPref_ADAT3; | |
1197 | break; | |
1198 | case RME9652_SYNC_FROM_SPDIF: | |
1199 | rme9652->control_register |= RME9652_SyncPref_SPDIF; | |
1200 | break; | |
1201 | } | |
1202 | ||
1203 | if ((restart = rme9652->running)) { | |
1204 | rme9652_stop(rme9652); | |
1205 | } | |
1206 | ||
1207 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
1208 | ||
1209 | if (restart) { | |
1210 | rme9652_start(rme9652); | |
1211 | } | |
1212 | ||
1213 | return 0; | |
1214 | } | |
1215 | ||
abfd67bd | 1216 | static int snd_rme9652_info_sync_pref(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 1217 | { |
7298ece7 TI |
1218 | static const char * const texts[4] = { |
1219 | "IEC958 In", "ADAT1 In", "ADAT2 In", "ADAT3 In" | |
1220 | }; | |
abfd67bd | 1221 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 | 1222 | |
7298ece7 TI |
1223 | return snd_ctl_enum_info(uinfo, 1, |
1224 | rme9652->ss_channels == RME9652_NCHANNELS ? 4 : 3, | |
1225 | texts); | |
1da177e4 LT |
1226 | } |
1227 | ||
abfd67bd | 1228 | static int snd_rme9652_get_sync_pref(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1229 | { |
abfd67bd | 1230 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1231 | |
1232 | spin_lock_irq(&rme9652->lock); | |
1233 | ucontrol->value.enumerated.item[0] = rme9652_sync_pref(rme9652); | |
1234 | spin_unlock_irq(&rme9652->lock); | |
1235 | return 0; | |
1236 | } | |
1237 | ||
abfd67bd | 1238 | static int snd_rme9652_put_sync_pref(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1239 | { |
abfd67bd | 1240 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1241 | int change, max; |
1242 | unsigned int val; | |
1243 | ||
1244 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
1245 | return -EBUSY; | |
1246 | max = rme9652->ss_channels == RME9652_NCHANNELS ? 4 : 3; | |
1247 | val = ucontrol->value.enumerated.item[0] % max; | |
1248 | spin_lock_irq(&rme9652->lock); | |
1249 | change = (int)val != rme9652_sync_pref(rme9652); | |
1250 | rme9652_set_sync_pref(rme9652, val); | |
1251 | spin_unlock_irq(&rme9652->lock); | |
1252 | return change; | |
1253 | } | |
1254 | ||
abfd67bd | 1255 | static int snd_rme9652_info_thru(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 1256 | { |
abfd67bd | 1257 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1258 | uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN; |
1259 | uinfo->count = rme9652->ss_channels; | |
1260 | uinfo->value.integer.min = 0; | |
1261 | uinfo->value.integer.max = 1; | |
1262 | return 0; | |
1263 | } | |
1264 | ||
abfd67bd | 1265 | static int snd_rme9652_get_thru(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1266 | { |
abfd67bd | 1267 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1268 | unsigned int k; |
1269 | u32 thru_bits = rme9652->thru_bits; | |
1270 | ||
1271 | for (k = 0; k < rme9652->ss_channels; ++k) { | |
1272 | ucontrol->value.integer.value[k] = !!(thru_bits & (1 << k)); | |
1273 | } | |
1274 | return 0; | |
1275 | } | |
1276 | ||
abfd67bd | 1277 | static int snd_rme9652_put_thru(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1278 | { |
abfd67bd | 1279 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1280 | int change; |
1281 | unsigned int chn; | |
1282 | u32 thru_bits = 0; | |
1283 | ||
1284 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
1285 | return -EBUSY; | |
1286 | ||
1287 | for (chn = 0; chn < rme9652->ss_channels; ++chn) { | |
1288 | if (ucontrol->value.integer.value[chn]) | |
1289 | thru_bits |= 1 << chn; | |
1290 | } | |
1291 | ||
1292 | spin_lock_irq(&rme9652->lock); | |
1293 | change = thru_bits ^ rme9652->thru_bits; | |
1294 | if (change) { | |
1295 | for (chn = 0; chn < rme9652->ss_channels; ++chn) { | |
1296 | if (!(change & (1 << chn))) | |
1297 | continue; | |
1298 | rme9652_set_thru(rme9652,chn,thru_bits&(1<<chn)); | |
1299 | } | |
1300 | } | |
1301 | spin_unlock_irq(&rme9652->lock); | |
1302 | return !!change; | |
1303 | } | |
1304 | ||
1305 | #define RME9652_PASSTHRU(xname, xindex) \ | |
67ed4161 | 1306 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1307 | .info = snd_rme9652_info_passthru, \ |
1308 | .put = snd_rme9652_put_passthru, \ | |
1309 | .get = snd_rme9652_get_passthru } | |
1310 | ||
a5ce8890 | 1311 | #define snd_rme9652_info_passthru snd_ctl_boolean_mono_info |
1da177e4 | 1312 | |
abfd67bd | 1313 | static int snd_rme9652_get_passthru(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1314 | { |
abfd67bd | 1315 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1316 | |
1317 | spin_lock_irq(&rme9652->lock); | |
1318 | ucontrol->value.integer.value[0] = rme9652->passthru; | |
1319 | spin_unlock_irq(&rme9652->lock); | |
1320 | return 0; | |
1321 | } | |
1322 | ||
abfd67bd | 1323 | static int snd_rme9652_put_passthru(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1324 | { |
abfd67bd | 1325 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1326 | int change; |
1327 | unsigned int val; | |
1328 | int err = 0; | |
1329 | ||
1330 | if (!snd_rme9652_use_is_exclusive(rme9652)) | |
1331 | return -EBUSY; | |
1332 | ||
1333 | val = ucontrol->value.integer.value[0] & 1; | |
1334 | spin_lock_irq(&rme9652->lock); | |
1335 | change = (ucontrol->value.integer.value[0] != rme9652->passthru); | |
1336 | if (change) | |
1337 | err = rme9652_set_passthru(rme9652, val); | |
1338 | spin_unlock_irq(&rme9652->lock); | |
1339 | return err ? err : change; | |
1340 | } | |
1341 | ||
1342 | /* Read-only switches */ | |
1343 | ||
1344 | #define RME9652_SPDIF_RATE(xname, xindex) \ | |
67ed4161 | 1345 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1346 | .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE, \ |
1347 | .info = snd_rme9652_info_spdif_rate, \ | |
1348 | .get = snd_rme9652_get_spdif_rate } | |
1349 | ||
abfd67bd | 1350 | static int snd_rme9652_info_spdif_rate(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 LT |
1351 | { |
1352 | uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; | |
1353 | uinfo->count = 1; | |
1354 | uinfo->value.integer.min = 0; | |
1355 | uinfo->value.integer.max = 96000; | |
1356 | return 0; | |
1357 | } | |
1358 | ||
abfd67bd | 1359 | static int snd_rme9652_get_spdif_rate(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1360 | { |
abfd67bd | 1361 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1362 | |
1363 | spin_lock_irq(&rme9652->lock); | |
1364 | ucontrol->value.integer.value[0] = rme9652_spdif_sample_rate(rme9652); | |
1365 | spin_unlock_irq(&rme9652->lock); | |
1366 | return 0; | |
1367 | } | |
1368 | ||
1369 | #define RME9652_ADAT_SYNC(xname, xindex, xidx) \ | |
67ed4161 | 1370 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1371 | .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE, \ |
1372 | .info = snd_rme9652_info_adat_sync, \ | |
1373 | .get = snd_rme9652_get_adat_sync, .private_value = xidx } | |
1374 | ||
abfd67bd | 1375 | static int snd_rme9652_info_adat_sync(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo) |
1da177e4 | 1376 | { |
7298ece7 TI |
1377 | static const char * const texts[4] = { |
1378 | "No Lock", "Lock", "No Lock Sync", "Lock Sync" | |
1379 | }; | |
1da177e4 | 1380 | |
7298ece7 | 1381 | return snd_ctl_enum_info(uinfo, 1, 4, texts); |
1da177e4 LT |
1382 | } |
1383 | ||
abfd67bd | 1384 | static int snd_rme9652_get_adat_sync(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1385 | { |
abfd67bd | 1386 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1387 | unsigned int mask1, mask2, val; |
1388 | ||
1389 | switch (kcontrol->private_value) { | |
1390 | case 0: mask1 = RME9652_lock_0; mask2 = RME9652_sync_0; break; | |
1391 | case 1: mask1 = RME9652_lock_1; mask2 = RME9652_sync_1; break; | |
1392 | case 2: mask1 = RME9652_lock_2; mask2 = RME9652_sync_2; break; | |
1393 | default: return -EINVAL; | |
1394 | } | |
1395 | val = rme9652_read(rme9652, RME9652_status_register); | |
1396 | ucontrol->value.enumerated.item[0] = (val & mask1) ? 1 : 0; | |
1397 | ucontrol->value.enumerated.item[0] |= (val & mask2) ? 2 : 0; | |
1398 | return 0; | |
1399 | } | |
1400 | ||
1401 | #define RME9652_TC_VALID(xname, xindex) \ | |
67ed4161 | 1402 | { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .index = xindex, \ |
1da177e4 LT |
1403 | .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE, \ |
1404 | .info = snd_rme9652_info_tc_valid, \ | |
1405 | .get = snd_rme9652_get_tc_valid } | |
1406 | ||
a5ce8890 | 1407 | #define snd_rme9652_info_tc_valid snd_ctl_boolean_mono_info |
1da177e4 | 1408 | |
abfd67bd | 1409 | static int snd_rme9652_get_tc_valid(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol) |
1da177e4 | 1410 | { |
abfd67bd | 1411 | struct snd_rme9652 *rme9652 = snd_kcontrol_chip(kcontrol); |
1da177e4 LT |
1412 | |
1413 | ucontrol->value.integer.value[0] = | |
1414 | (rme9652_read(rme9652, RME9652_status_register) & RME9652_tc_valid) ? 1 : 0; | |
1415 | return 0; | |
1416 | } | |
1417 | ||
44456d37 | 1418 | #ifdef ALSA_HAS_STANDARD_WAY_OF_RETURNING_TIMECODE |
1da177e4 LT |
1419 | |
1420 | /* FIXME: this routine needs a port to the new control API --jk */ | |
1421 | ||
1422 | static int snd_rme9652_get_tc_value(void *private_data, | |
1423 | snd_kswitch_t *kswitch, | |
1424 | snd_switch_t *uswitch) | |
1425 | { | |
abfd67bd | 1426 | struct snd_rme9652 *s = (struct snd_rme9652 *) private_data; |
1da177e4 LT |
1427 | u32 value; |
1428 | int i; | |
1429 | ||
1430 | uswitch->type = SNDRV_SW_TYPE_DWORD; | |
1431 | ||
1432 | if ((rme9652_read(s, RME9652_status_register) & | |
1433 | RME9652_tc_valid) == 0) { | |
1434 | uswitch->value.data32[0] = 0; | |
1435 | return 0; | |
1436 | } | |
1437 | ||
1438 | /* timecode request */ | |
1439 | ||
1440 | rme9652_write(s, RME9652_time_code, 0); | |
1441 | ||
1442 | /* XXX bug alert: loop-based timing !!!! */ | |
1443 | ||
1444 | for (i = 0; i < 50; i++) { | |
1445 | if (!(rme9652_read(s, i * 4) & RME9652_tc_busy)) | |
1446 | break; | |
1447 | } | |
1448 | ||
1449 | if (!(rme9652_read(s, i * 4) & RME9652_tc_busy)) { | |
1450 | return -EIO; | |
1451 | } | |
1452 | ||
1453 | value = 0; | |
1454 | ||
1455 | for (i = 0; i < 32; i++) { | |
1456 | value >>= 1; | |
1457 | ||
1458 | if (rme9652_read(s, i * 4) & RME9652_tc_out) | |
1459 | value |= 0x80000000; | |
1460 | } | |
1461 | ||
1462 | if (value > 2 * 60 * 48000) { | |
1463 | value -= 2 * 60 * 48000; | |
1464 | } else { | |
1465 | value = 0; | |
1466 | } | |
1467 | ||
1468 | uswitch->value.data32[0] = value; | |
1469 | ||
1470 | return 0; | |
1471 | } | |
1472 | ||
1473 | #endif /* ALSA_HAS_STANDARD_WAY_OF_RETURNING_TIMECODE */ | |
1474 | ||
abfd67bd | 1475 | static struct snd_kcontrol_new snd_rme9652_controls[] = { |
1da177e4 | 1476 | { |
5549d549 | 1477 | .iface = SNDRV_CTL_ELEM_IFACE_PCM, |
1da177e4 LT |
1478 | .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,DEFAULT), |
1479 | .info = snd_rme9652_control_spdif_info, | |
1480 | .get = snd_rme9652_control_spdif_get, | |
1481 | .put = snd_rme9652_control_spdif_put, | |
1482 | }, | |
1483 | { | |
1484 | .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_INACTIVE, | |
5549d549 | 1485 | .iface = SNDRV_CTL_ELEM_IFACE_PCM, |
1da177e4 LT |
1486 | .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PCM_STREAM), |
1487 | .info = snd_rme9652_control_spdif_stream_info, | |
1488 | .get = snd_rme9652_control_spdif_stream_get, | |
1489 | .put = snd_rme9652_control_spdif_stream_put, | |
1490 | }, | |
1491 | { | |
1492 | .access = SNDRV_CTL_ELEM_ACCESS_READ, | |
5549d549 | 1493 | .iface = SNDRV_CTL_ELEM_IFACE_PCM, |
1da177e4 LT |
1494 | .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,CON_MASK), |
1495 | .info = snd_rme9652_control_spdif_mask_info, | |
1496 | .get = snd_rme9652_control_spdif_mask_get, | |
1497 | .private_value = IEC958_AES0_NONAUDIO | | |
1498 | IEC958_AES0_PROFESSIONAL | | |
1499 | IEC958_AES0_CON_EMPHASIS, | |
1500 | }, | |
1501 | { | |
1502 | .access = SNDRV_CTL_ELEM_ACCESS_READ, | |
5549d549 | 1503 | .iface = SNDRV_CTL_ELEM_IFACE_PCM, |
1da177e4 LT |
1504 | .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PRO_MASK), |
1505 | .info = snd_rme9652_control_spdif_mask_info, | |
1506 | .get = snd_rme9652_control_spdif_mask_get, | |
1507 | .private_value = IEC958_AES0_NONAUDIO | | |
1508 | IEC958_AES0_PROFESSIONAL | | |
1509 | IEC958_AES0_PRO_EMPHASIS, | |
1510 | }, | |
1511 | RME9652_SPDIF_IN("IEC958 Input Connector", 0), | |
1512 | RME9652_SPDIF_OUT("IEC958 Output also on ADAT1", 0), | |
1513 | RME9652_SYNC_MODE("Sync Mode", 0), | |
1514 | RME9652_SYNC_PREF("Preferred Sync Source", 0), | |
1515 | { | |
67ed4161 | 1516 | .iface = SNDRV_CTL_ELEM_IFACE_MIXER, |
1da177e4 LT |
1517 | .name = "Channels Thru", |
1518 | .index = 0, | |
1519 | .info = snd_rme9652_info_thru, | |
1520 | .get = snd_rme9652_get_thru, | |
1521 | .put = snd_rme9652_put_thru, | |
1522 | }, | |
1523 | RME9652_SPDIF_RATE("IEC958 Sample Rate", 0), | |
1524 | RME9652_ADAT_SYNC("ADAT1 Sync Check", 0, 0), | |
1525 | RME9652_ADAT_SYNC("ADAT2 Sync Check", 0, 1), | |
1526 | RME9652_TC_VALID("Timecode Valid", 0), | |
1527 | RME9652_PASSTHRU("Passthru", 0) | |
1528 | }; | |
1529 | ||
abfd67bd | 1530 | static struct snd_kcontrol_new snd_rme9652_adat3_check = |
1da177e4 LT |
1531 | RME9652_ADAT_SYNC("ADAT3 Sync Check", 0, 2); |
1532 | ||
abfd67bd | 1533 | static struct snd_kcontrol_new snd_rme9652_adat1_input = |
1da177e4 LT |
1534 | RME9652_ADAT1_IN("ADAT1 Input Source", 0); |
1535 | ||
abfd67bd | 1536 | static int snd_rme9652_create_controls(struct snd_card *card, struct snd_rme9652 *rme9652) |
1da177e4 LT |
1537 | { |
1538 | unsigned int idx; | |
1539 | int err; | |
abfd67bd | 1540 | struct snd_kcontrol *kctl; |
1da177e4 LT |
1541 | |
1542 | for (idx = 0; idx < ARRAY_SIZE(snd_rme9652_controls); idx++) { | |
1543 | if ((err = snd_ctl_add(card, kctl = snd_ctl_new1(&snd_rme9652_controls[idx], rme9652))) < 0) | |
1544 | return err; | |
1545 | if (idx == 1) /* IEC958 (S/PDIF) Stream */ | |
1546 | rme9652->spdif_ctl = kctl; | |
1547 | } | |
1548 | ||
1549 | if (rme9652->ss_channels == RME9652_NCHANNELS) | |
1550 | if ((err = snd_ctl_add(card, kctl = snd_ctl_new1(&snd_rme9652_adat3_check, rme9652))) < 0) | |
1551 | return err; | |
1552 | ||
1553 | if (rme9652->hw_rev >= 15) | |
1554 | if ((err = snd_ctl_add(card, kctl = snd_ctl_new1(&snd_rme9652_adat1_input, rme9652))) < 0) | |
1555 | return err; | |
1556 | ||
1557 | return 0; | |
1558 | } | |
1559 | ||
1560 | /*------------------------------------------------------------ | |
1561 | /proc interface | |
1562 | ------------------------------------------------------------*/ | |
1563 | ||
1564 | static void | |
abfd67bd | 1565 | snd_rme9652_proc_read(struct snd_info_entry *entry, struct snd_info_buffer *buffer) |
1da177e4 | 1566 | { |
abfd67bd | 1567 | struct snd_rme9652 *rme9652 = (struct snd_rme9652 *) entry->private_data; |
1da177e4 LT |
1568 | u32 thru_bits = rme9652->thru_bits; |
1569 | int show_auto_sync_source = 0; | |
1570 | int i; | |
1571 | unsigned int status; | |
1572 | int x; | |
1573 | ||
1574 | status = rme9652_read(rme9652, RME9652_status_register); | |
1575 | ||
1576 | snd_iprintf(buffer, "%s (Card #%d)\n", rme9652->card_name, rme9652->card->number + 1); | |
1577 | snd_iprintf(buffer, "Buffers: capture %p playback %p\n", | |
1578 | rme9652->capture_buffer, rme9652->playback_buffer); | |
1579 | snd_iprintf(buffer, "IRQ: %d Registers bus: 0x%lx VM: 0x%lx\n", | |
1580 | rme9652->irq, rme9652->port, (unsigned long)rme9652->iobase); | |
1581 | snd_iprintf(buffer, "Control register: %x\n", rme9652->control_register); | |
1582 | ||
1583 | snd_iprintf(buffer, "\n"); | |
1584 | ||
1585 | x = 1 << (6 + rme9652_decode_latency(rme9652->control_register & | |
1586 | RME9652_latency)); | |
1587 | ||
1588 | snd_iprintf(buffer, "Latency: %d samples (2 periods of %lu bytes)\n", | |
1589 | x, (unsigned long) rme9652->period_bytes); | |
1590 | snd_iprintf(buffer, "Hardware pointer (frames): %ld\n", | |
1591 | rme9652_hw_pointer(rme9652)); | |
1592 | snd_iprintf(buffer, "Passthru: %s\n", | |
1593 | rme9652->passthru ? "yes" : "no"); | |
1594 | ||
1595 | if ((rme9652->control_register & (RME9652_Master | RME9652_wsel)) == 0) { | |
1596 | snd_iprintf(buffer, "Clock mode: autosync\n"); | |
1597 | show_auto_sync_source = 1; | |
1598 | } else if (rme9652->control_register & RME9652_wsel) { | |
1599 | if (status & RME9652_wsel_rd) { | |
1600 | snd_iprintf(buffer, "Clock mode: word clock\n"); | |
1601 | } else { | |
1602 | snd_iprintf(buffer, "Clock mode: word clock (no signal)\n"); | |
1603 | } | |
1604 | } else { | |
1605 | snd_iprintf(buffer, "Clock mode: master\n"); | |
1606 | } | |
1607 | ||
1608 | if (show_auto_sync_source) { | |
1609 | switch (rme9652->control_register & RME9652_SyncPref_Mask) { | |
1610 | case RME9652_SyncPref_ADAT1: | |
1611 | snd_iprintf(buffer, "Pref. sync source: ADAT1\n"); | |
1612 | break; | |
1613 | case RME9652_SyncPref_ADAT2: | |
1614 | snd_iprintf(buffer, "Pref. sync source: ADAT2\n"); | |
1615 | break; | |
1616 | case RME9652_SyncPref_ADAT3: | |
1617 | snd_iprintf(buffer, "Pref. sync source: ADAT3\n"); | |
1618 | break; | |
1619 | case RME9652_SyncPref_SPDIF: | |
1620 | snd_iprintf(buffer, "Pref. sync source: IEC958\n"); | |
1621 | break; | |
1622 | default: | |
1623 | snd_iprintf(buffer, "Pref. sync source: ???\n"); | |
1624 | } | |
1625 | } | |
1626 | ||
1627 | if (rme9652->hw_rev >= 15) | |
1628 | snd_iprintf(buffer, "\nADAT1 Input source: %s\n", | |
1629 | (rme9652->control_register & RME9652_ADAT1_INTERNAL) ? | |
1630 | "Internal" : "ADAT1 optical"); | |
1631 | ||
1632 | snd_iprintf(buffer, "\n"); | |
1633 | ||
1634 | switch (rme9652_decode_spdif_in(rme9652->control_register & | |
1635 | RME9652_inp)) { | |
1636 | case RME9652_SPDIFIN_OPTICAL: | |
1637 | snd_iprintf(buffer, "IEC958 input: ADAT1\n"); | |
1638 | break; | |
1639 | case RME9652_SPDIFIN_COAXIAL: | |
1640 | snd_iprintf(buffer, "IEC958 input: Coaxial\n"); | |
1641 | break; | |
1642 | case RME9652_SPDIFIN_INTERN: | |
1643 | snd_iprintf(buffer, "IEC958 input: Internal\n"); | |
1644 | break; | |
1645 | default: | |
1646 | snd_iprintf(buffer, "IEC958 input: ???\n"); | |
1647 | break; | |
1648 | } | |
1649 | ||
1650 | if (rme9652->control_register & RME9652_opt_out) { | |
1651 | snd_iprintf(buffer, "IEC958 output: Coaxial & ADAT1\n"); | |
1652 | } else { | |
1653 | snd_iprintf(buffer, "IEC958 output: Coaxial only\n"); | |
1654 | } | |
1655 | ||
1656 | if (rme9652->control_register & RME9652_PRO) { | |
1657 | snd_iprintf(buffer, "IEC958 quality: Professional\n"); | |
1658 | } else { | |
1659 | snd_iprintf(buffer, "IEC958 quality: Consumer\n"); | |
1660 | } | |
1661 | ||
1662 | if (rme9652->control_register & RME9652_EMP) { | |
1663 | snd_iprintf(buffer, "IEC958 emphasis: on\n"); | |
1664 | } else { | |
1665 | snd_iprintf(buffer, "IEC958 emphasis: off\n"); | |
1666 | } | |
1667 | ||
1668 | if (rme9652->control_register & RME9652_Dolby) { | |
1669 | snd_iprintf(buffer, "IEC958 Dolby: on\n"); | |
1670 | } else { | |
1671 | snd_iprintf(buffer, "IEC958 Dolby: off\n"); | |
1672 | } | |
1673 | ||
1674 | i = rme9652_spdif_sample_rate(rme9652); | |
1675 | ||
1676 | if (i < 0) { | |
1677 | snd_iprintf(buffer, | |
1678 | "IEC958 sample rate: error flag set\n"); | |
1679 | } else if (i == 0) { | |
1680 | snd_iprintf(buffer, "IEC958 sample rate: undetermined\n"); | |
1681 | } else { | |
1682 | snd_iprintf(buffer, "IEC958 sample rate: %d\n", i); | |
1683 | } | |
1684 | ||
1685 | snd_iprintf(buffer, "\n"); | |
1686 | ||
1687 | snd_iprintf(buffer, "ADAT Sample rate: %dHz\n", | |
1688 | rme9652_adat_sample_rate(rme9652)); | |
1689 | ||
1690 | /* Sync Check */ | |
1691 | ||
1692 | x = status & RME9652_sync_0; | |
1693 | if (status & RME9652_lock_0) { | |
1694 | snd_iprintf(buffer, "ADAT1: %s\n", x ? "Sync" : "Lock"); | |
1695 | } else { | |
1696 | snd_iprintf(buffer, "ADAT1: No Lock\n"); | |
1697 | } | |
1698 | ||
1699 | x = status & RME9652_sync_1; | |
1700 | if (status & RME9652_lock_1) { | |
1701 | snd_iprintf(buffer, "ADAT2: %s\n", x ? "Sync" : "Lock"); | |
1702 | } else { | |
1703 | snd_iprintf(buffer, "ADAT2: No Lock\n"); | |
1704 | } | |
1705 | ||
1706 | x = status & RME9652_sync_2; | |
1707 | if (status & RME9652_lock_2) { | |
1708 | snd_iprintf(buffer, "ADAT3: %s\n", x ? "Sync" : "Lock"); | |
1709 | } else { | |
1710 | snd_iprintf(buffer, "ADAT3: No Lock\n"); | |
1711 | } | |
1712 | ||
1713 | snd_iprintf(buffer, "\n"); | |
1714 | ||
1715 | snd_iprintf(buffer, "Timecode signal: %s\n", | |
1716 | (status & RME9652_tc_valid) ? "yes" : "no"); | |
1717 | ||
1718 | /* thru modes */ | |
1719 | ||
1720 | snd_iprintf(buffer, "Punch Status:\n\n"); | |
1721 | ||
1722 | for (i = 0; i < rme9652->ss_channels; i++) { | |
1723 | if (thru_bits & (1 << i)) { | |
1724 | snd_iprintf(buffer, "%2d: on ", i + 1); | |
1725 | } else { | |
1726 | snd_iprintf(buffer, "%2d: off ", i + 1); | |
1727 | } | |
1728 | ||
1729 | if (((i + 1) % 8) == 0) { | |
1730 | snd_iprintf(buffer, "\n"); | |
1731 | } | |
1732 | } | |
1733 | ||
1734 | snd_iprintf(buffer, "\n"); | |
1735 | } | |
1736 | ||
e23e7a14 | 1737 | static void snd_rme9652_proc_init(struct snd_rme9652 *rme9652) |
1da177e4 | 1738 | { |
abfd67bd | 1739 | struct snd_info_entry *entry; |
1da177e4 LT |
1740 | |
1741 | if (! snd_card_proc_new(rme9652->card, "rme9652", &entry)) | |
bf850204 | 1742 | snd_info_set_text_ops(entry, rme9652, snd_rme9652_proc_read); |
1da177e4 LT |
1743 | } |
1744 | ||
abfd67bd | 1745 | static void snd_rme9652_free_buffers(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1746 | { |
1747 | snd_hammerfall_free_buffer(&rme9652->capture_dma_buf, rme9652->pci); | |
1748 | snd_hammerfall_free_buffer(&rme9652->playback_dma_buf, rme9652->pci); | |
1749 | } | |
1750 | ||
abfd67bd | 1751 | static int snd_rme9652_free(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1752 | { |
1753 | if (rme9652->irq >= 0) | |
1754 | rme9652_stop(rme9652); | |
1755 | snd_rme9652_free_buffers(rme9652); | |
1756 | ||
1757 | if (rme9652->irq >= 0) | |
1758 | free_irq(rme9652->irq, (void *)rme9652); | |
ff6defa6 | 1759 | iounmap(rme9652->iobase); |
1da177e4 LT |
1760 | if (rme9652->port) |
1761 | pci_release_regions(rme9652->pci); | |
1762 | ||
1763 | pci_disable_device(rme9652->pci); | |
1764 | return 0; | |
1765 | } | |
1766 | ||
e23e7a14 | 1767 | static int snd_rme9652_initialize_memory(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1768 | { |
1769 | unsigned long pb_bus, cb_bus; | |
1770 | ||
1771 | if (snd_hammerfall_get_buffer(rme9652->pci, &rme9652->capture_dma_buf, RME9652_DMA_AREA_BYTES) < 0 || | |
1772 | snd_hammerfall_get_buffer(rme9652->pci, &rme9652->playback_dma_buf, RME9652_DMA_AREA_BYTES) < 0) { | |
1773 | if (rme9652->capture_dma_buf.area) | |
1774 | snd_dma_free_pages(&rme9652->capture_dma_buf); | |
09ae539e TI |
1775 | dev_err(rme9652->card->dev, |
1776 | "%s: no buffers available\n", rme9652->card_name); | |
1da177e4 LT |
1777 | return -ENOMEM; |
1778 | } | |
1779 | ||
1780 | /* Align to bus-space 64K boundary */ | |
1781 | ||
7ab39926 CL |
1782 | cb_bus = ALIGN(rme9652->capture_dma_buf.addr, 0x10000ul); |
1783 | pb_bus = ALIGN(rme9652->playback_dma_buf.addr, 0x10000ul); | |
1da177e4 LT |
1784 | |
1785 | /* Tell the card where it is */ | |
1786 | ||
1787 | rme9652_write(rme9652, RME9652_rec_buffer, cb_bus); | |
1788 | rme9652_write(rme9652, RME9652_play_buffer, pb_bus); | |
1789 | ||
1790 | rme9652->capture_buffer = rme9652->capture_dma_buf.area + (cb_bus - rme9652->capture_dma_buf.addr); | |
1791 | rme9652->playback_buffer = rme9652->playback_dma_buf.area + (pb_bus - rme9652->playback_dma_buf.addr); | |
1792 | ||
1793 | return 0; | |
1794 | } | |
1795 | ||
abfd67bd | 1796 | static void snd_rme9652_set_defaults(struct snd_rme9652 *rme9652) |
1da177e4 LT |
1797 | { |
1798 | unsigned int k; | |
1799 | ||
1800 | /* ASSUMPTION: rme9652->lock is either held, or | |
1801 | there is no need to hold it (e.g. during module | |
561de31a | 1802 | initialization). |
1da177e4 LT |
1803 | */ |
1804 | ||
1805 | /* set defaults: | |
1806 | ||
1807 | SPDIF Input via Coax | |
1808 | autosync clock mode | |
1809 | maximum latency (7 = 8192 samples, 64Kbyte buffer, | |
1810 | which implies 2 4096 sample, 32Kbyte periods). | |
1811 | ||
1812 | if rev 1.5, initialize the S/PDIF receiver. | |
1813 | ||
1814 | */ | |
1815 | ||
1816 | rme9652->control_register = | |
1817 | RME9652_inp_0 | rme9652_encode_latency(7); | |
1818 | ||
1819 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register); | |
1820 | ||
1821 | rme9652_reset_hw_pointer(rme9652); | |
1822 | rme9652_compute_period_size(rme9652); | |
1823 | ||
1824 | /* default: thru off for all channels */ | |
1825 | ||
1826 | for (k = 0; k < RME9652_NCHANNELS; ++k) | |
1827 | rme9652_write(rme9652, RME9652_thru_base + k * 4, 0); | |
1828 | ||
1829 | rme9652->thru_bits = 0; | |
1830 | rme9652->passthru = 0; | |
1831 | ||
1832 | /* set a default rate so that the channel map is set up */ | |
1833 | ||
1834 | rme9652_set_rate(rme9652, 48000); | |
1835 | } | |
1836 | ||
7d12e780 | 1837 | static irqreturn_t snd_rme9652_interrupt(int irq, void *dev_id) |
1da177e4 | 1838 | { |
abfd67bd | 1839 | struct snd_rme9652 *rme9652 = (struct snd_rme9652 *) dev_id; |
1da177e4 LT |
1840 | |
1841 | if (!(rme9652_read(rme9652, RME9652_status_register) & RME9652_IRQ)) { | |
1842 | return IRQ_NONE; | |
1843 | } | |
1844 | ||
1845 | rme9652_write(rme9652, RME9652_irq_clear, 0); | |
1846 | ||
1847 | if (rme9652->capture_substream) { | |
1848 | snd_pcm_period_elapsed(rme9652->pcm->streams[SNDRV_PCM_STREAM_CAPTURE].substream); | |
1849 | } | |
1850 | ||
1851 | if (rme9652->playback_substream) { | |
1852 | snd_pcm_period_elapsed(rme9652->pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream); | |
1853 | } | |
1854 | return IRQ_HANDLED; | |
1855 | } | |
1856 | ||
abfd67bd | 1857 | static snd_pcm_uframes_t snd_rme9652_hw_pointer(struct snd_pcm_substream *substream) |
1da177e4 | 1858 | { |
abfd67bd | 1859 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
1860 | return rme9652_hw_pointer(rme9652); |
1861 | } | |
1862 | ||
abfd67bd | 1863 | static char *rme9652_channel_buffer_location(struct snd_rme9652 *rme9652, |
1da177e4 LT |
1864 | int stream, |
1865 | int channel) | |
1866 | ||
1867 | { | |
1868 | int mapped_channel; | |
1869 | ||
da3cec35 TI |
1870 | if (snd_BUG_ON(channel < 0 || channel >= RME9652_NCHANNELS)) |
1871 | return NULL; | |
1da177e4 LT |
1872 | |
1873 | if ((mapped_channel = rme9652->channel_map[channel]) < 0) { | |
1874 | return NULL; | |
1875 | } | |
1876 | ||
1877 | if (stream == SNDRV_PCM_STREAM_CAPTURE) { | |
1878 | return rme9652->capture_buffer + | |
1879 | (mapped_channel * RME9652_CHANNEL_BUFFER_BYTES); | |
1880 | } else { | |
1881 | return rme9652->playback_buffer + | |
1882 | (mapped_channel * RME9652_CHANNEL_BUFFER_BYTES); | |
1883 | } | |
1884 | } | |
1885 | ||
abfd67bd | 1886 | static int snd_rme9652_playback_copy(struct snd_pcm_substream *substream, int channel, |
1da177e4 LT |
1887 | snd_pcm_uframes_t pos, void __user *src, snd_pcm_uframes_t count) |
1888 | { | |
abfd67bd | 1889 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
1890 | char *channel_buf; |
1891 | ||
da3cec35 TI |
1892 | if (snd_BUG_ON(pos + count > RME9652_CHANNEL_BUFFER_BYTES / 4)) |
1893 | return -EINVAL; | |
1da177e4 LT |
1894 | |
1895 | channel_buf = rme9652_channel_buffer_location (rme9652, | |
1896 | substream->pstr->stream, | |
1897 | channel); | |
da3cec35 TI |
1898 | if (snd_BUG_ON(!channel_buf)) |
1899 | return -EIO; | |
1da177e4 LT |
1900 | if (copy_from_user(channel_buf + pos * 4, src, count * 4)) |
1901 | return -EFAULT; | |
1902 | return count; | |
1903 | } | |
1904 | ||
abfd67bd | 1905 | static int snd_rme9652_capture_copy(struct snd_pcm_substream *substream, int channel, |
1da177e4 LT |
1906 | snd_pcm_uframes_t pos, void __user *dst, snd_pcm_uframes_t count) |
1907 | { | |
abfd67bd | 1908 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
1909 | char *channel_buf; |
1910 | ||
da3cec35 TI |
1911 | if (snd_BUG_ON(pos + count > RME9652_CHANNEL_BUFFER_BYTES / 4)) |
1912 | return -EINVAL; | |
1da177e4 LT |
1913 | |
1914 | channel_buf = rme9652_channel_buffer_location (rme9652, | |
1915 | substream->pstr->stream, | |
1916 | channel); | |
da3cec35 TI |
1917 | if (snd_BUG_ON(!channel_buf)) |
1918 | return -EIO; | |
1da177e4 LT |
1919 | if (copy_to_user(dst, channel_buf + pos * 4, count * 4)) |
1920 | return -EFAULT; | |
1921 | return count; | |
1922 | } | |
1923 | ||
abfd67bd | 1924 | static int snd_rme9652_hw_silence(struct snd_pcm_substream *substream, int channel, |
1da177e4 LT |
1925 | snd_pcm_uframes_t pos, snd_pcm_uframes_t count) |
1926 | { | |
abfd67bd | 1927 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
1928 | char *channel_buf; |
1929 | ||
1930 | channel_buf = rme9652_channel_buffer_location (rme9652, | |
1931 | substream->pstr->stream, | |
1932 | channel); | |
da3cec35 TI |
1933 | if (snd_BUG_ON(!channel_buf)) |
1934 | return -EIO; | |
1da177e4 LT |
1935 | memset(channel_buf + pos * 4, 0, count * 4); |
1936 | return count; | |
1937 | } | |
1938 | ||
abfd67bd | 1939 | static int snd_rme9652_reset(struct snd_pcm_substream *substream) |
1da177e4 | 1940 | { |
abfd67bd TI |
1941 | struct snd_pcm_runtime *runtime = substream->runtime; |
1942 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); | |
1943 | struct snd_pcm_substream *other; | |
1da177e4 LT |
1944 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) |
1945 | other = rme9652->capture_substream; | |
1946 | else | |
1947 | other = rme9652->playback_substream; | |
1948 | if (rme9652->running) | |
1949 | runtime->status->hw_ptr = rme9652_hw_pointer(rme9652); | |
1950 | else | |
1951 | runtime->status->hw_ptr = 0; | |
1952 | if (other) { | |
abfd67bd TI |
1953 | struct snd_pcm_substream *s; |
1954 | struct snd_pcm_runtime *oruntime = other->runtime; | |
ef991b95 | 1955 | snd_pcm_group_for_each_entry(s, substream) { |
1da177e4 LT |
1956 | if (s == other) { |
1957 | oruntime->status->hw_ptr = runtime->status->hw_ptr; | |
1958 | break; | |
1959 | } | |
1960 | } | |
1961 | } | |
1962 | return 0; | |
1963 | } | |
1964 | ||
abfd67bd TI |
1965 | static int snd_rme9652_hw_params(struct snd_pcm_substream *substream, |
1966 | struct snd_pcm_hw_params *params) | |
1da177e4 | 1967 | { |
abfd67bd | 1968 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
1969 | int err; |
1970 | pid_t this_pid; | |
1971 | pid_t other_pid; | |
1972 | ||
1973 | spin_lock_irq(&rme9652->lock); | |
1974 | ||
1975 | if (substream->pstr->stream == SNDRV_PCM_STREAM_PLAYBACK) { | |
1976 | rme9652->control_register &= ~(RME9652_PRO | RME9652_Dolby | RME9652_EMP); | |
1977 | rme9652_write(rme9652, RME9652_control_register, rme9652->control_register |= rme9652->creg_spdif_stream); | |
1978 | this_pid = rme9652->playback_pid; | |
1979 | other_pid = rme9652->capture_pid; | |
1980 | } else { | |
1981 | this_pid = rme9652->capture_pid; | |
1982 | other_pid = rme9652->playback_pid; | |
1983 | } | |
1984 | ||
1985 | if ((other_pid > 0) && (this_pid != other_pid)) { | |
1986 | ||
1987 | /* The other stream is open, and not by the same | |
1988 | task as this one. Make sure that the parameters | |
1989 | that matter are the same. | |
1990 | */ | |
1991 | ||
1992 | if ((int)params_rate(params) != | |
1993 | rme9652_adat_sample_rate(rme9652)) { | |
1994 | spin_unlock_irq(&rme9652->lock); | |
1995 | _snd_pcm_hw_param_setempty(params, SNDRV_PCM_HW_PARAM_RATE); | |
1996 | return -EBUSY; | |
1997 | } | |
1998 | ||
1999 | if (params_period_size(params) != rme9652->period_bytes / 4) { | |
2000 | spin_unlock_irq(&rme9652->lock); | |
2001 | _snd_pcm_hw_param_setempty(params, SNDRV_PCM_HW_PARAM_PERIOD_SIZE); | |
2002 | return -EBUSY; | |
2003 | } | |
2004 | ||
2005 | /* We're fine. */ | |
2006 | ||
2007 | spin_unlock_irq(&rme9652->lock); | |
2008 | return 0; | |
2009 | ||
2010 | } else { | |
2011 | spin_unlock_irq(&rme9652->lock); | |
2012 | } | |
2013 | ||
2014 | /* how to make sure that the rate matches an externally-set one ? | |
2015 | */ | |
2016 | ||
2017 | if ((err = rme9652_set_rate(rme9652, params_rate(params))) < 0) { | |
2018 | _snd_pcm_hw_param_setempty(params, SNDRV_PCM_HW_PARAM_RATE); | |
2019 | return err; | |
2020 | } | |
2021 | ||
2022 | if ((err = rme9652_set_interrupt_interval(rme9652, params_period_size(params))) < 0) { | |
2023 | _snd_pcm_hw_param_setempty(params, SNDRV_PCM_HW_PARAM_PERIOD_SIZE); | |
2024 | return err; | |
2025 | } | |
2026 | ||
2027 | return 0; | |
2028 | } | |
2029 | ||
abfd67bd TI |
2030 | static int snd_rme9652_channel_info(struct snd_pcm_substream *substream, |
2031 | struct snd_pcm_channel_info *info) | |
1da177e4 | 2032 | { |
abfd67bd | 2033 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
2034 | int chn; |
2035 | ||
da3cec35 TI |
2036 | if (snd_BUG_ON(info->channel >= RME9652_NCHANNELS)) |
2037 | return -EINVAL; | |
1da177e4 LT |
2038 | |
2039 | if ((chn = rme9652->channel_map[info->channel]) < 0) { | |
2040 | return -EINVAL; | |
2041 | } | |
2042 | ||
2043 | info->offset = chn * RME9652_CHANNEL_BUFFER_BYTES; | |
2044 | info->first = 0; | |
2045 | info->step = 32; | |
2046 | return 0; | |
2047 | } | |
2048 | ||
abfd67bd | 2049 | static int snd_rme9652_ioctl(struct snd_pcm_substream *substream, |
1da177e4 LT |
2050 | unsigned int cmd, void *arg) |
2051 | { | |
2052 | switch (cmd) { | |
2053 | case SNDRV_PCM_IOCTL1_RESET: | |
2054 | { | |
2055 | return snd_rme9652_reset(substream); | |
2056 | } | |
2057 | case SNDRV_PCM_IOCTL1_CHANNEL_INFO: | |
2058 | { | |
abfd67bd | 2059 | struct snd_pcm_channel_info *info = arg; |
1da177e4 LT |
2060 | return snd_rme9652_channel_info(substream, info); |
2061 | } | |
2062 | default: | |
2063 | break; | |
2064 | } | |
2065 | ||
2066 | return snd_pcm_lib_ioctl(substream, cmd, arg); | |
2067 | } | |
2068 | ||
abfd67bd | 2069 | static void rme9652_silence_playback(struct snd_rme9652 *rme9652) |
1da177e4 LT |
2070 | { |
2071 | memset(rme9652->playback_buffer, 0, RME9652_DMA_AREA_BYTES); | |
2072 | } | |
2073 | ||
abfd67bd | 2074 | static int snd_rme9652_trigger(struct snd_pcm_substream *substream, |
1da177e4 LT |
2075 | int cmd) |
2076 | { | |
abfd67bd TI |
2077 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
2078 | struct snd_pcm_substream *other; | |
1da177e4 LT |
2079 | int running; |
2080 | spin_lock(&rme9652->lock); | |
2081 | running = rme9652->running; | |
2082 | switch (cmd) { | |
2083 | case SNDRV_PCM_TRIGGER_START: | |
2084 | running |= 1 << substream->stream; | |
2085 | break; | |
2086 | case SNDRV_PCM_TRIGGER_STOP: | |
2087 | running &= ~(1 << substream->stream); | |
2088 | break; | |
2089 | default: | |
2090 | snd_BUG(); | |
2091 | spin_unlock(&rme9652->lock); | |
2092 | return -EINVAL; | |
2093 | } | |
2094 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
2095 | other = rme9652->capture_substream; | |
2096 | else | |
2097 | other = rme9652->playback_substream; | |
2098 | ||
2099 | if (other) { | |
abfd67bd | 2100 | struct snd_pcm_substream *s; |
ef991b95 | 2101 | snd_pcm_group_for_each_entry(s, substream) { |
1da177e4 LT |
2102 | if (s == other) { |
2103 | snd_pcm_trigger_done(s, substream); | |
2104 | if (cmd == SNDRV_PCM_TRIGGER_START) | |
2105 | running |= 1 << s->stream; | |
2106 | else | |
2107 | running &= ~(1 << s->stream); | |
2108 | goto _ok; | |
2109 | } | |
2110 | } | |
2111 | if (cmd == SNDRV_PCM_TRIGGER_START) { | |
2112 | if (!(running & (1 << SNDRV_PCM_STREAM_PLAYBACK)) && | |
2113 | substream->stream == SNDRV_PCM_STREAM_CAPTURE) | |
2114 | rme9652_silence_playback(rme9652); | |
2115 | } else { | |
2116 | if (running && | |
2117 | substream->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
2118 | rme9652_silence_playback(rme9652); | |
2119 | } | |
2120 | } else { | |
2121 | if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) | |
2122 | rme9652_silence_playback(rme9652); | |
2123 | } | |
2124 | _ok: | |
2125 | snd_pcm_trigger_done(substream, substream); | |
2126 | if (!rme9652->running && running) | |
2127 | rme9652_start(rme9652); | |
2128 | else if (rme9652->running && !running) | |
2129 | rme9652_stop(rme9652); | |
2130 | rme9652->running = running; | |
2131 | spin_unlock(&rme9652->lock); | |
2132 | ||
2133 | return 0; | |
2134 | } | |
2135 | ||
abfd67bd | 2136 | static int snd_rme9652_prepare(struct snd_pcm_substream *substream) |
1da177e4 | 2137 | { |
abfd67bd | 2138 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
2139 | unsigned long flags; |
2140 | int result = 0; | |
2141 | ||
2142 | spin_lock_irqsave(&rme9652->lock, flags); | |
2143 | if (!rme9652->running) | |
2144 | rme9652_reset_hw_pointer(rme9652); | |
2145 | spin_unlock_irqrestore(&rme9652->lock, flags); | |
2146 | return result; | |
2147 | } | |
2148 | ||
abfd67bd | 2149 | static struct snd_pcm_hardware snd_rme9652_playback_subinfo = |
1da177e4 LT |
2150 | { |
2151 | .info = (SNDRV_PCM_INFO_MMAP | | |
2152 | SNDRV_PCM_INFO_MMAP_VALID | | |
2153 | SNDRV_PCM_INFO_NONINTERLEAVED | | |
2154 | SNDRV_PCM_INFO_SYNC_START | | |
2155 | SNDRV_PCM_INFO_DOUBLE), | |
2156 | .formats = SNDRV_PCM_FMTBIT_S32_LE, | |
2157 | .rates = (SNDRV_PCM_RATE_44100 | | |
2158 | SNDRV_PCM_RATE_48000 | | |
2159 | SNDRV_PCM_RATE_88200 | | |
2160 | SNDRV_PCM_RATE_96000), | |
2161 | .rate_min = 44100, | |
2162 | .rate_max = 96000, | |
2163 | .channels_min = 10, | |
2164 | .channels_max = 26, | |
2165 | .buffer_bytes_max = RME9652_CHANNEL_BUFFER_BYTES * 26, | |
2166 | .period_bytes_min = (64 * 4) * 10, | |
2167 | .period_bytes_max = (8192 * 4) * 26, | |
2168 | .periods_min = 2, | |
2169 | .periods_max = 2, | |
2170 | .fifo_size = 0, | |
2171 | }; | |
2172 | ||
abfd67bd | 2173 | static struct snd_pcm_hardware snd_rme9652_capture_subinfo = |
1da177e4 LT |
2174 | { |
2175 | .info = (SNDRV_PCM_INFO_MMAP | | |
2176 | SNDRV_PCM_INFO_MMAP_VALID | | |
2177 | SNDRV_PCM_INFO_NONINTERLEAVED | | |
2178 | SNDRV_PCM_INFO_SYNC_START), | |
2179 | .formats = SNDRV_PCM_FMTBIT_S32_LE, | |
2180 | .rates = (SNDRV_PCM_RATE_44100 | | |
2181 | SNDRV_PCM_RATE_48000 | | |
2182 | SNDRV_PCM_RATE_88200 | | |
2183 | SNDRV_PCM_RATE_96000), | |
2184 | .rate_min = 44100, | |
2185 | .rate_max = 96000, | |
2186 | .channels_min = 10, | |
2187 | .channels_max = 26, | |
2188 | .buffer_bytes_max = RME9652_CHANNEL_BUFFER_BYTES *26, | |
2189 | .period_bytes_min = (64 * 4) * 10, | |
2190 | .period_bytes_max = (8192 * 4) * 26, | |
2191 | .periods_min = 2, | |
2192 | .periods_max = 2, | |
2193 | .fifo_size = 0, | |
2194 | }; | |
2195 | ||
2196 | static unsigned int period_sizes[] = { 64, 128, 256, 512, 1024, 2048, 4096, 8192 }; | |
2197 | ||
abfd67bd | 2198 | static struct snd_pcm_hw_constraint_list hw_constraints_period_sizes = { |
1da177e4 LT |
2199 | .count = ARRAY_SIZE(period_sizes), |
2200 | .list = period_sizes, | |
2201 | .mask = 0 | |
2202 | }; | |
2203 | ||
abfd67bd TI |
2204 | static int snd_rme9652_hw_rule_channels(struct snd_pcm_hw_params *params, |
2205 | struct snd_pcm_hw_rule *rule) | |
1da177e4 | 2206 | { |
abfd67bd TI |
2207 | struct snd_rme9652 *rme9652 = rule->private; |
2208 | struct snd_interval *c = hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS); | |
1da177e4 LT |
2209 | unsigned int list[2] = { rme9652->ds_channels, rme9652->ss_channels }; |
2210 | return snd_interval_list(c, 2, list, 0); | |
2211 | } | |
2212 | ||
abfd67bd TI |
2213 | static int snd_rme9652_hw_rule_channels_rate(struct snd_pcm_hw_params *params, |
2214 | struct snd_pcm_hw_rule *rule) | |
1da177e4 | 2215 | { |
abfd67bd TI |
2216 | struct snd_rme9652 *rme9652 = rule->private; |
2217 | struct snd_interval *c = hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS); | |
2218 | struct snd_interval *r = hw_param_interval(params, SNDRV_PCM_HW_PARAM_RATE); | |
1da177e4 | 2219 | if (r->min > 48000) { |
abfd67bd | 2220 | struct snd_interval t = { |
1da177e4 LT |
2221 | .min = rme9652->ds_channels, |
2222 | .max = rme9652->ds_channels, | |
2223 | .integer = 1, | |
2224 | }; | |
2225 | return snd_interval_refine(c, &t); | |
2226 | } else if (r->max < 88200) { | |
abfd67bd | 2227 | struct snd_interval t = { |
1da177e4 LT |
2228 | .min = rme9652->ss_channels, |
2229 | .max = rme9652->ss_channels, | |
2230 | .integer = 1, | |
2231 | }; | |
2232 | return snd_interval_refine(c, &t); | |
2233 | } | |
2234 | return 0; | |
2235 | } | |
2236 | ||
abfd67bd TI |
2237 | static int snd_rme9652_hw_rule_rate_channels(struct snd_pcm_hw_params *params, |
2238 | struct snd_pcm_hw_rule *rule) | |
1da177e4 | 2239 | { |
abfd67bd TI |
2240 | struct snd_rme9652 *rme9652 = rule->private; |
2241 | struct snd_interval *c = hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS); | |
2242 | struct snd_interval *r = hw_param_interval(params, SNDRV_PCM_HW_PARAM_RATE); | |
1da177e4 | 2243 | if (c->min >= rme9652->ss_channels) { |
abfd67bd | 2244 | struct snd_interval t = { |
1da177e4 LT |
2245 | .min = 44100, |
2246 | .max = 48000, | |
2247 | .integer = 1, | |
2248 | }; | |
2249 | return snd_interval_refine(r, &t); | |
2250 | } else if (c->max <= rme9652->ds_channels) { | |
abfd67bd | 2251 | struct snd_interval t = { |
1da177e4 LT |
2252 | .min = 88200, |
2253 | .max = 96000, | |
2254 | .integer = 1, | |
2255 | }; | |
2256 | return snd_interval_refine(r, &t); | |
2257 | } | |
2258 | return 0; | |
2259 | } | |
2260 | ||
abfd67bd | 2261 | static int snd_rme9652_playback_open(struct snd_pcm_substream *substream) |
1da177e4 | 2262 | { |
abfd67bd TI |
2263 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
2264 | struct snd_pcm_runtime *runtime = substream->runtime; | |
1da177e4 LT |
2265 | |
2266 | spin_lock_irq(&rme9652->lock); | |
2267 | ||
2268 | snd_pcm_set_sync(substream); | |
2269 | ||
2270 | runtime->hw = snd_rme9652_playback_subinfo; | |
2271 | runtime->dma_area = rme9652->playback_buffer; | |
2272 | runtime->dma_bytes = RME9652_DMA_AREA_BYTES; | |
2273 | ||
2274 | if (rme9652->capture_substream == NULL) { | |
2275 | rme9652_stop(rme9652); | |
2276 | rme9652_set_thru(rme9652, -1, 0); | |
2277 | } | |
2278 | ||
2279 | rme9652->playback_pid = current->pid; | |
2280 | rme9652->playback_substream = substream; | |
2281 | ||
2282 | spin_unlock_irq(&rme9652->lock); | |
2283 | ||
2284 | snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24); | |
2285 | snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_SIZE, &hw_constraints_period_sizes); | |
2286 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, | |
2287 | snd_rme9652_hw_rule_channels, rme9652, | |
2288 | SNDRV_PCM_HW_PARAM_CHANNELS, -1); | |
2289 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, | |
2290 | snd_rme9652_hw_rule_channels_rate, rme9652, | |
2291 | SNDRV_PCM_HW_PARAM_RATE, -1); | |
2292 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_RATE, | |
2293 | snd_rme9652_hw_rule_rate_channels, rme9652, | |
2294 | SNDRV_PCM_HW_PARAM_CHANNELS, -1); | |
2295 | ||
2296 | rme9652->creg_spdif_stream = rme9652->creg_spdif; | |
2297 | rme9652->spdif_ctl->vd[0].access &= ~SNDRV_CTL_ELEM_ACCESS_INACTIVE; | |
2298 | snd_ctl_notify(rme9652->card, SNDRV_CTL_EVENT_MASK_VALUE | | |
2299 | SNDRV_CTL_EVENT_MASK_INFO, &rme9652->spdif_ctl->id); | |
2300 | return 0; | |
2301 | } | |
2302 | ||
abfd67bd | 2303 | static int snd_rme9652_playback_release(struct snd_pcm_substream *substream) |
1da177e4 | 2304 | { |
abfd67bd | 2305 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
2306 | |
2307 | spin_lock_irq(&rme9652->lock); | |
2308 | ||
2309 | rme9652->playback_pid = -1; | |
2310 | rme9652->playback_substream = NULL; | |
2311 | ||
2312 | spin_unlock_irq(&rme9652->lock); | |
2313 | ||
2314 | rme9652->spdif_ctl->vd[0].access |= SNDRV_CTL_ELEM_ACCESS_INACTIVE; | |
2315 | snd_ctl_notify(rme9652->card, SNDRV_CTL_EVENT_MASK_VALUE | | |
2316 | SNDRV_CTL_EVENT_MASK_INFO, &rme9652->spdif_ctl->id); | |
2317 | return 0; | |
2318 | } | |
2319 | ||
2320 | ||
abfd67bd | 2321 | static int snd_rme9652_capture_open(struct snd_pcm_substream *substream) |
1da177e4 | 2322 | { |
abfd67bd TI |
2323 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
2324 | struct snd_pcm_runtime *runtime = substream->runtime; | |
1da177e4 LT |
2325 | |
2326 | spin_lock_irq(&rme9652->lock); | |
2327 | ||
2328 | snd_pcm_set_sync(substream); | |
2329 | ||
2330 | runtime->hw = snd_rme9652_capture_subinfo; | |
2331 | runtime->dma_area = rme9652->capture_buffer; | |
2332 | runtime->dma_bytes = RME9652_DMA_AREA_BYTES; | |
2333 | ||
2334 | if (rme9652->playback_substream == NULL) { | |
2335 | rme9652_stop(rme9652); | |
2336 | rme9652_set_thru(rme9652, -1, 0); | |
2337 | } | |
2338 | ||
2339 | rme9652->capture_pid = current->pid; | |
2340 | rme9652->capture_substream = substream; | |
2341 | ||
2342 | spin_unlock_irq(&rme9652->lock); | |
2343 | ||
2344 | snd_pcm_hw_constraint_msbits(runtime, 0, 32, 24); | |
2345 | snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_SIZE, &hw_constraints_period_sizes); | |
2346 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, | |
2347 | snd_rme9652_hw_rule_channels, rme9652, | |
2348 | SNDRV_PCM_HW_PARAM_CHANNELS, -1); | |
2349 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS, | |
2350 | snd_rme9652_hw_rule_channels_rate, rme9652, | |
2351 | SNDRV_PCM_HW_PARAM_RATE, -1); | |
2352 | snd_pcm_hw_rule_add(runtime, 0, SNDRV_PCM_HW_PARAM_RATE, | |
2353 | snd_rme9652_hw_rule_rate_channels, rme9652, | |
2354 | SNDRV_PCM_HW_PARAM_CHANNELS, -1); | |
2355 | return 0; | |
2356 | } | |
2357 | ||
abfd67bd | 2358 | static int snd_rme9652_capture_release(struct snd_pcm_substream *substream) |
1da177e4 | 2359 | { |
abfd67bd | 2360 | struct snd_rme9652 *rme9652 = snd_pcm_substream_chip(substream); |
1da177e4 LT |
2361 | |
2362 | spin_lock_irq(&rme9652->lock); | |
2363 | ||
2364 | rme9652->capture_pid = -1; | |
2365 | rme9652->capture_substream = NULL; | |
2366 | ||
2367 | spin_unlock_irq(&rme9652->lock); | |
2368 | return 0; | |
2369 | } | |
2370 | ||
abfd67bd | 2371 | static struct snd_pcm_ops snd_rme9652_playback_ops = { |
1da177e4 LT |
2372 | .open = snd_rme9652_playback_open, |
2373 | .close = snd_rme9652_playback_release, | |
2374 | .ioctl = snd_rme9652_ioctl, | |
2375 | .hw_params = snd_rme9652_hw_params, | |
2376 | .prepare = snd_rme9652_prepare, | |
2377 | .trigger = snd_rme9652_trigger, | |
2378 | .pointer = snd_rme9652_hw_pointer, | |
2379 | .copy = snd_rme9652_playback_copy, | |
2380 | .silence = snd_rme9652_hw_silence, | |
2381 | }; | |
2382 | ||
abfd67bd | 2383 | static struct snd_pcm_ops snd_rme9652_capture_ops = { |
1da177e4 LT |
2384 | .open = snd_rme9652_capture_open, |
2385 | .close = snd_rme9652_capture_release, | |
2386 | .ioctl = snd_rme9652_ioctl, | |
2387 | .hw_params = snd_rme9652_hw_params, | |
2388 | .prepare = snd_rme9652_prepare, | |
2389 | .trigger = snd_rme9652_trigger, | |
2390 | .pointer = snd_rme9652_hw_pointer, | |
2391 | .copy = snd_rme9652_capture_copy, | |
2392 | }; | |
2393 | ||
e23e7a14 BP |
2394 | static int snd_rme9652_create_pcm(struct snd_card *card, |
2395 | struct snd_rme9652 *rme9652) | |
1da177e4 | 2396 | { |
abfd67bd | 2397 | struct snd_pcm *pcm; |
1da177e4 LT |
2398 | int err; |
2399 | ||
2400 | if ((err = snd_pcm_new(card, | |
2401 | rme9652->card_name, | |
2402 | 0, 1, 1, &pcm)) < 0) { | |
2403 | return err; | |
2404 | } | |
2405 | ||
2406 | rme9652->pcm = pcm; | |
2407 | pcm->private_data = rme9652; | |
2408 | strcpy(pcm->name, rme9652->card_name); | |
2409 | ||
2410 | snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_rme9652_playback_ops); | |
2411 | snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_rme9652_capture_ops); | |
2412 | ||
2413 | pcm->info_flags = SNDRV_PCM_INFO_JOINT_DUPLEX; | |
2414 | ||
2415 | return 0; | |
2416 | } | |
2417 | ||
e23e7a14 BP |
2418 | static int snd_rme9652_create(struct snd_card *card, |
2419 | struct snd_rme9652 *rme9652, | |
2420 | int precise_ptr) | |
1da177e4 LT |
2421 | { |
2422 | struct pci_dev *pci = rme9652->pci; | |
2423 | int err; | |
2424 | int status; | |
2425 | unsigned short rev; | |
2426 | ||
2427 | rme9652->irq = -1; | |
2428 | rme9652->card = card; | |
2429 | ||
2430 | pci_read_config_word(rme9652->pci, PCI_CLASS_REVISION, &rev); | |
2431 | ||
2432 | switch (rev & 0xff) { | |
2433 | case 3: | |
2434 | case 4: | |
2435 | case 8: | |
2436 | case 9: | |
2437 | break; | |
2438 | ||
2439 | default: | |
2440 | /* who knows? */ | |
2441 | return -ENODEV; | |
2442 | } | |
2443 | ||
2444 | if ((err = pci_enable_device(pci)) < 0) | |
2445 | return err; | |
2446 | ||
2447 | spin_lock_init(&rme9652->lock); | |
2448 | ||
2449 | if ((err = pci_request_regions(pci, "rme9652")) < 0) | |
2450 | return err; | |
2451 | rme9652->port = pci_resource_start(pci, 0); | |
2452 | rme9652->iobase = ioremap_nocache(rme9652->port, RME9652_IO_EXTENT); | |
2453 | if (rme9652->iobase == NULL) { | |
09ae539e TI |
2454 | dev_err(card->dev, "unable to remap region 0x%lx-0x%lx\n", |
2455 | rme9652->port, rme9652->port + RME9652_IO_EXTENT - 1); | |
1da177e4 LT |
2456 | return -EBUSY; |
2457 | } | |
2458 | ||
437a5a46 | 2459 | if (request_irq(pci->irq, snd_rme9652_interrupt, IRQF_SHARED, |
934c2b6d | 2460 | KBUILD_MODNAME, rme9652)) { |
09ae539e | 2461 | dev_err(card->dev, "unable to request IRQ %d\n", pci->irq); |
1da177e4 LT |
2462 | return -EBUSY; |
2463 | } | |
2464 | rme9652->irq = pci->irq; | |
2465 | rme9652->precise_ptr = precise_ptr; | |
2466 | ||
2467 | /* Determine the h/w rev level of the card. This seems like | |
2468 | a particularly kludgy way to encode it, but its what RME | |
2469 | chose to do, so we follow them ... | |
2470 | */ | |
2471 | ||
2472 | status = rme9652_read(rme9652, RME9652_status_register); | |
2473 | if (rme9652_decode_spdif_rate(status&RME9652_F) == 1) { | |
2474 | rme9652->hw_rev = 15; | |
2475 | } else { | |
2476 | rme9652->hw_rev = 11; | |
2477 | } | |
2478 | ||
2479 | /* Differentiate between the standard Hammerfall, and the | |
2480 | "Light", which does not have the expansion board. This | |
2481 | method comes from information received from Mathhias | |
2482 | Clausen at RME. Display the EEPROM and h/w revID where | |
2483 | relevant. | |
2484 | */ | |
2485 | ||
2486 | switch (rev) { | |
2487 | case 8: /* original eprom */ | |
2488 | strcpy(card->driver, "RME9636"); | |
2489 | if (rme9652->hw_rev == 15) { | |
2490 | rme9652->card_name = "RME Digi9636 (Rev 1.5)"; | |
2491 | } else { | |
2492 | rme9652->card_name = "RME Digi9636"; | |
2493 | } | |
2494 | rme9652->ss_channels = RME9636_NCHANNELS; | |
2495 | break; | |
2496 | case 9: /* W36_G EPROM */ | |
2497 | strcpy(card->driver, "RME9636"); | |
2498 | rme9652->card_name = "RME Digi9636 (Rev G)"; | |
2499 | rme9652->ss_channels = RME9636_NCHANNELS; | |
2500 | break; | |
2501 | case 4: /* W52_G EPROM */ | |
2502 | strcpy(card->driver, "RME9652"); | |
2503 | rme9652->card_name = "RME Digi9652 (Rev G)"; | |
2504 | rme9652->ss_channels = RME9652_NCHANNELS; | |
2505 | break; | |
2506 | case 3: /* original eprom */ | |
2507 | strcpy(card->driver, "RME9652"); | |
2508 | if (rme9652->hw_rev == 15) { | |
2509 | rme9652->card_name = "RME Digi9652 (Rev 1.5)"; | |
2510 | } else { | |
2511 | rme9652->card_name = "RME Digi9652"; | |
2512 | } | |
2513 | rme9652->ss_channels = RME9652_NCHANNELS; | |
2514 | break; | |
2515 | } | |
2516 | ||
2517 | rme9652->ds_channels = (rme9652->ss_channels - 2) / 2 + 2; | |
2518 | ||
2519 | pci_set_master(rme9652->pci); | |
2520 | ||
2521 | if ((err = snd_rme9652_initialize_memory(rme9652)) < 0) { | |
2522 | return err; | |
2523 | } | |
2524 | ||
2525 | if ((err = snd_rme9652_create_pcm(card, rme9652)) < 0) { | |
2526 | return err; | |
2527 | } | |
2528 | ||
2529 | if ((err = snd_rme9652_create_controls(card, rme9652)) < 0) { | |
2530 | return err; | |
2531 | } | |
2532 | ||
2533 | snd_rme9652_proc_init(rme9652); | |
2534 | ||
2535 | rme9652->last_spdif_sample_rate = -1; | |
2536 | rme9652->last_adat_sample_rate = -1; | |
2537 | rme9652->playback_pid = -1; | |
2538 | rme9652->capture_pid = -1; | |
2539 | rme9652->capture_substream = NULL; | |
2540 | rme9652->playback_substream = NULL; | |
2541 | ||
2542 | snd_rme9652_set_defaults(rme9652); | |
2543 | ||
2544 | if (rme9652->hw_rev == 15) { | |
2545 | rme9652_initialize_spdif_receiver (rme9652); | |
2546 | } | |
2547 | ||
2548 | return 0; | |
2549 | } | |
2550 | ||
abfd67bd | 2551 | static void snd_rme9652_card_free(struct snd_card *card) |
1da177e4 | 2552 | { |
abfd67bd | 2553 | struct snd_rme9652 *rme9652 = (struct snd_rme9652 *) card->private_data; |
1da177e4 LT |
2554 | |
2555 | if (rme9652) | |
2556 | snd_rme9652_free(rme9652); | |
2557 | } | |
2558 | ||
e23e7a14 BP |
2559 | static int snd_rme9652_probe(struct pci_dev *pci, |
2560 | const struct pci_device_id *pci_id) | |
1da177e4 LT |
2561 | { |
2562 | static int dev; | |
abfd67bd TI |
2563 | struct snd_rme9652 *rme9652; |
2564 | struct snd_card *card; | |
1da177e4 LT |
2565 | int err; |
2566 | ||
2567 | if (dev >= SNDRV_CARDS) | |
2568 | return -ENODEV; | |
2569 | if (!enable[dev]) { | |
2570 | dev++; | |
2571 | return -ENOENT; | |
2572 | } | |
2573 | ||
60c5772b TI |
2574 | err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE, |
2575 | sizeof(struct snd_rme9652), &card); | |
1da177e4 | 2576 | |
e58de7ba TI |
2577 | if (err < 0) |
2578 | return err; | |
1da177e4 | 2579 | |
abfd67bd | 2580 | rme9652 = (struct snd_rme9652 *) card->private_data; |
1da177e4 LT |
2581 | card->private_free = snd_rme9652_card_free; |
2582 | rme9652->dev = dev; | |
2583 | rme9652->pci = pci; | |
1da177e4 LT |
2584 | |
2585 | if ((err = snd_rme9652_create(card, rme9652, precise_ptr[dev])) < 0) { | |
2586 | snd_card_free(card); | |
2587 | return err; | |
2588 | } | |
2589 | ||
2590 | strcpy(card->shortname, rme9652->card_name); | |
2591 | ||
2592 | sprintf(card->longname, "%s at 0x%lx, irq %d", | |
2593 | card->shortname, rme9652->port, rme9652->irq); | |
2594 | ||
2595 | ||
2596 | if ((err = snd_card_register(card)) < 0) { | |
2597 | snd_card_free(card); | |
2598 | return err; | |
2599 | } | |
2600 | pci_set_drvdata(pci, card); | |
2601 | dev++; | |
2602 | return 0; | |
2603 | } | |
2604 | ||
e23e7a14 | 2605 | static void snd_rme9652_remove(struct pci_dev *pci) |
1da177e4 LT |
2606 | { |
2607 | snd_card_free(pci_get_drvdata(pci)); | |
1da177e4 LT |
2608 | } |
2609 | ||
e9f66d9b | 2610 | static struct pci_driver rme9652_driver = { |
3733e424 | 2611 | .name = KBUILD_MODNAME, |
1da177e4 LT |
2612 | .id_table = snd_rme9652_ids, |
2613 | .probe = snd_rme9652_probe, | |
e23e7a14 | 2614 | .remove = snd_rme9652_remove, |
1da177e4 LT |
2615 | }; |
2616 | ||
e9f66d9b | 2617 | module_pci_driver(rme9652_driver); |