Commit | Line | Data |
---|---|---|
a1533d94 BS |
1 | /* |
2 | * AD193X Audio Codec driver supporting AD1936/7/8/9 | |
3 | * | |
4 | * Copyright 2010 Analog Devices Inc. | |
5 | * | |
6 | * Licensed under the GPL-2 or later. | |
7 | */ | |
8 | ||
9 | #include <linux/init.h> | |
10 | #include <linux/module.h> | |
11 | #include <linux/kernel.h> | |
12 | #include <linux/device.h> | |
13 | #include <linux/i2c.h> | |
14 | #include <linux/spi/spi.h> | |
1b132ea0 | 15 | #include <linux/slab.h> |
a1533d94 BS |
16 | #include <sound/core.h> |
17 | #include <sound/pcm.h> | |
18 | #include <sound/pcm_params.h> | |
19 | #include <sound/initval.h> | |
20 | #include <sound/soc.h> | |
21 | #include <sound/tlv.h> | |
a1533d94 BS |
22 | #include "ad193x.h" |
23 | ||
24 | /* codec private data */ | |
25 | struct ad193x_priv { | |
f0fba2ad LG |
26 | enum snd_soc_control_type bus_type; |
27 | void *control_data; | |
28 | int sysclk; | |
a1533d94 BS |
29 | }; |
30 | ||
31 | /* ad193x register cache & default register settings */ | |
32 | static const u8 ad193x_reg[AD193X_NUM_REGS] = { | |
33 | 0, 0, 0, 0, 0, 0, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0, 0, 0, | |
34 | }; | |
35 | ||
a1533d94 BS |
36 | /* |
37 | * AD193X volume/mute/de-emphasis etc. controls | |
38 | */ | |
39 | static const char *ad193x_deemp[] = {"None", "48kHz", "44.1kHz", "32kHz"}; | |
40 | ||
41 | static const struct soc_enum ad193x_deemp_enum = | |
42 | SOC_ENUM_SINGLE(AD193X_DAC_CTRL2, 1, 4, ad193x_deemp); | |
43 | ||
44 | static const struct snd_kcontrol_new ad193x_snd_controls[] = { | |
45 | /* DAC volume control */ | |
ba0a24e7 | 46 | SOC_DOUBLE_R("DAC1 Volume", AD193X_DAC_L1_VOL, |
a1533d94 | 47 | AD193X_DAC_R1_VOL, 0, 0xFF, 1), |
ba0a24e7 | 48 | SOC_DOUBLE_R("DAC2 Volume", AD193X_DAC_L2_VOL, |
a1533d94 | 49 | AD193X_DAC_R2_VOL, 0, 0xFF, 1), |
ba0a24e7 | 50 | SOC_DOUBLE_R("DAC3 Volume", AD193X_DAC_L3_VOL, |
a1533d94 | 51 | AD193X_DAC_R3_VOL, 0, 0xFF, 1), |
ba0a24e7 | 52 | SOC_DOUBLE_R("DAC4 Volume", AD193X_DAC_L4_VOL, |
a1533d94 BS |
53 | AD193X_DAC_R4_VOL, 0, 0xFF, 1), |
54 | ||
55 | /* ADC switch control */ | |
56 | SOC_DOUBLE("ADC1 Switch", AD193X_ADC_CTRL0, AD193X_ADCL1_MUTE, | |
57 | AD193X_ADCR1_MUTE, 1, 1), | |
58 | SOC_DOUBLE("ADC2 Switch", AD193X_ADC_CTRL0, AD193X_ADCL2_MUTE, | |
59 | AD193X_ADCR2_MUTE, 1, 1), | |
60 | ||
61 | /* DAC switch control */ | |
62 | SOC_DOUBLE("DAC1 Switch", AD193X_DAC_CHNL_MUTE, AD193X_DACL1_MUTE, | |
63 | AD193X_DACR1_MUTE, 1, 1), | |
64 | SOC_DOUBLE("DAC2 Switch", AD193X_DAC_CHNL_MUTE, AD193X_DACL2_MUTE, | |
65 | AD193X_DACR2_MUTE, 1, 1), | |
66 | SOC_DOUBLE("DAC3 Switch", AD193X_DAC_CHNL_MUTE, AD193X_DACL3_MUTE, | |
67 | AD193X_DACR3_MUTE, 1, 1), | |
68 | SOC_DOUBLE("DAC4 Switch", AD193X_DAC_CHNL_MUTE, AD193X_DACL4_MUTE, | |
69 | AD193X_DACR4_MUTE, 1, 1), | |
70 | ||
71 | /* ADC high-pass filter */ | |
72 | SOC_SINGLE("ADC High Pass Filter Switch", AD193X_ADC_CTRL0, | |
73 | AD193X_ADC_HIGHPASS_FILTER, 1, 0), | |
74 | ||
75 | /* DAC de-emphasis */ | |
76 | SOC_ENUM("Playback Deemphasis", ad193x_deemp_enum), | |
77 | }; | |
78 | ||
79 | static const struct snd_soc_dapm_widget ad193x_dapm_widgets[] = { | |
80 | SND_SOC_DAPM_DAC("DAC", "Playback", AD193X_DAC_CTRL0, 0, 1), | |
81 | SND_SOC_DAPM_ADC("ADC", "Capture", SND_SOC_NOPM, 0, 0), | |
82 | SND_SOC_DAPM_SUPPLY("PLL_PWR", AD193X_PLL_CLK_CTRL0, 0, 1, NULL, 0), | |
83 | SND_SOC_DAPM_SUPPLY("ADC_PWR", AD193X_ADC_CTRL0, 0, 1, NULL, 0), | |
84 | SND_SOC_DAPM_OUTPUT("DAC1OUT"), | |
85 | SND_SOC_DAPM_OUTPUT("DAC2OUT"), | |
86 | SND_SOC_DAPM_OUTPUT("DAC3OUT"), | |
87 | SND_SOC_DAPM_OUTPUT("DAC4OUT"), | |
88 | SND_SOC_DAPM_INPUT("ADC1IN"), | |
89 | SND_SOC_DAPM_INPUT("ADC2IN"), | |
90 | }; | |
91 | ||
92 | static const struct snd_soc_dapm_route audio_paths[] = { | |
93 | { "DAC", NULL, "PLL_PWR" }, | |
94 | { "ADC", NULL, "PLL_PWR" }, | |
95 | { "DAC", NULL, "ADC_PWR" }, | |
96 | { "ADC", NULL, "ADC_PWR" }, | |
97 | { "DAC1OUT", "DAC1 Switch", "DAC" }, | |
98 | { "DAC2OUT", "DAC2 Switch", "DAC" }, | |
99 | { "DAC3OUT", "DAC3 Switch", "DAC" }, | |
100 | { "DAC4OUT", "DAC4 Switch", "DAC" }, | |
101 | { "ADC", "ADC1 Switch", "ADC1IN" }, | |
102 | { "ADC", "ADC2 Switch", "ADC2IN" }, | |
103 | }; | |
104 | ||
105 | /* | |
106 | * DAI ops entries | |
107 | */ | |
108 | ||
109 | static int ad193x_mute(struct snd_soc_dai *dai, int mute) | |
110 | { | |
111 | struct snd_soc_codec *codec = dai->codec; | |
112 | int reg; | |
113 | ||
114 | reg = snd_soc_read(codec, AD193X_DAC_CTRL2); | |
115 | reg = (mute > 0) ? reg | AD193X_DAC_MASTER_MUTE : reg & | |
116 | (~AD193X_DAC_MASTER_MUTE); | |
117 | snd_soc_write(codec, AD193X_DAC_CTRL2, reg); | |
118 | ||
119 | return 0; | |
120 | } | |
121 | ||
122 | static int ad193x_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask, | |
123 | unsigned int rx_mask, int slots, int width) | |
124 | { | |
125 | struct snd_soc_codec *codec = dai->codec; | |
126 | int dac_reg = snd_soc_read(codec, AD193X_DAC_CTRL1); | |
127 | int adc_reg = snd_soc_read(codec, AD193X_ADC_CTRL2); | |
128 | ||
129 | dac_reg &= ~AD193X_DAC_CHAN_MASK; | |
130 | adc_reg &= ~AD193X_ADC_CHAN_MASK; | |
131 | ||
132 | switch (slots) { | |
133 | case 2: | |
134 | dac_reg |= AD193X_DAC_2_CHANNELS << AD193X_DAC_CHAN_SHFT; | |
135 | adc_reg |= AD193X_ADC_2_CHANNELS << AD193X_ADC_CHAN_SHFT; | |
136 | break; | |
137 | case 4: | |
138 | dac_reg |= AD193X_DAC_4_CHANNELS << AD193X_DAC_CHAN_SHFT; | |
139 | adc_reg |= AD193X_ADC_4_CHANNELS << AD193X_ADC_CHAN_SHFT; | |
140 | break; | |
141 | case 8: | |
142 | dac_reg |= AD193X_DAC_8_CHANNELS << AD193X_DAC_CHAN_SHFT; | |
143 | adc_reg |= AD193X_ADC_8_CHANNELS << AD193X_ADC_CHAN_SHFT; | |
144 | break; | |
145 | case 16: | |
146 | dac_reg |= AD193X_DAC_16_CHANNELS << AD193X_DAC_CHAN_SHFT; | |
147 | adc_reg |= AD193X_ADC_16_CHANNELS << AD193X_ADC_CHAN_SHFT; | |
148 | break; | |
149 | default: | |
150 | return -EINVAL; | |
151 | } | |
152 | ||
153 | snd_soc_write(codec, AD193X_DAC_CTRL1, dac_reg); | |
154 | snd_soc_write(codec, AD193X_ADC_CTRL2, adc_reg); | |
155 | ||
156 | return 0; | |
157 | } | |
158 | ||
159 | static int ad193x_set_dai_fmt(struct snd_soc_dai *codec_dai, | |
160 | unsigned int fmt) | |
161 | { | |
162 | struct snd_soc_codec *codec = codec_dai->codec; | |
d6bdc0f7 | 163 | int adc_reg1, adc_reg2, dac_reg; |
a1533d94 | 164 | |
d6bdc0f7 BS |
165 | adc_reg1 = snd_soc_read(codec, AD193X_ADC_CTRL1); |
166 | adc_reg2 = snd_soc_read(codec, AD193X_ADC_CTRL2); | |
a1533d94 BS |
167 | dac_reg = snd_soc_read(codec, AD193X_DAC_CTRL1); |
168 | ||
169 | /* At present, the driver only support AUX ADC mode(SND_SOC_DAIFMT_I2S | |
170 | * with TDM) and ADC&DAC TDM mode(SND_SOC_DAIFMT_DSP_A) | |
171 | */ | |
172 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
173 | case SND_SOC_DAIFMT_I2S: | |
d6bdc0f7 BS |
174 | adc_reg1 &= ~AD193X_ADC_SERFMT_MASK; |
175 | adc_reg1 |= AD193X_ADC_SERFMT_TDM; | |
a1533d94 BS |
176 | break; |
177 | case SND_SOC_DAIFMT_DSP_A: | |
d6bdc0f7 BS |
178 | adc_reg1 &= ~AD193X_ADC_SERFMT_MASK; |
179 | adc_reg1 |= AD193X_ADC_SERFMT_AUX; | |
a1533d94 BS |
180 | break; |
181 | default: | |
182 | return -EINVAL; | |
183 | } | |
184 | ||
185 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
186 | case SND_SOC_DAIFMT_NB_NF: /* normal bit clock + frame */ | |
d6bdc0f7 BS |
187 | adc_reg2 &= ~AD193X_ADC_LEFT_HIGH; |
188 | adc_reg2 &= ~AD193X_ADC_BCLK_INV; | |
a1533d94 BS |
189 | dac_reg &= ~AD193X_DAC_LEFT_HIGH; |
190 | dac_reg &= ~AD193X_DAC_BCLK_INV; | |
191 | break; | |
192 | case SND_SOC_DAIFMT_NB_IF: /* normal bclk + invert frm */ | |
d6bdc0f7 BS |
193 | adc_reg2 |= AD193X_ADC_LEFT_HIGH; |
194 | adc_reg2 &= ~AD193X_ADC_BCLK_INV; | |
a1533d94 BS |
195 | dac_reg |= AD193X_DAC_LEFT_HIGH; |
196 | dac_reg &= ~AD193X_DAC_BCLK_INV; | |
197 | break; | |
198 | case SND_SOC_DAIFMT_IB_NF: /* invert bclk + normal frm */ | |
d6bdc0f7 BS |
199 | adc_reg2 &= ~AD193X_ADC_LEFT_HIGH; |
200 | adc_reg2 |= AD193X_ADC_BCLK_INV; | |
a1533d94 BS |
201 | dac_reg &= ~AD193X_DAC_LEFT_HIGH; |
202 | dac_reg |= AD193X_DAC_BCLK_INV; | |
203 | break; | |
204 | ||
205 | case SND_SOC_DAIFMT_IB_IF: /* invert bclk + frm */ | |
d6bdc0f7 BS |
206 | adc_reg2 |= AD193X_ADC_LEFT_HIGH; |
207 | adc_reg2 |= AD193X_ADC_BCLK_INV; | |
a1533d94 BS |
208 | dac_reg |= AD193X_DAC_LEFT_HIGH; |
209 | dac_reg |= AD193X_DAC_BCLK_INV; | |
210 | break; | |
211 | default: | |
212 | return -EINVAL; | |
213 | } | |
214 | ||
215 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { | |
216 | case SND_SOC_DAIFMT_CBM_CFM: /* codec clk & frm master */ | |
d6bdc0f7 BS |
217 | adc_reg2 |= AD193X_ADC_LCR_MASTER; |
218 | adc_reg2 |= AD193X_ADC_BCLK_MASTER; | |
a1533d94 BS |
219 | dac_reg |= AD193X_DAC_LCR_MASTER; |
220 | dac_reg |= AD193X_DAC_BCLK_MASTER; | |
221 | break; | |
222 | case SND_SOC_DAIFMT_CBS_CFM: /* codec clk slave & frm master */ | |
d6bdc0f7 BS |
223 | adc_reg2 |= AD193X_ADC_LCR_MASTER; |
224 | adc_reg2 &= ~AD193X_ADC_BCLK_MASTER; | |
a1533d94 BS |
225 | dac_reg |= AD193X_DAC_LCR_MASTER; |
226 | dac_reg &= ~AD193X_DAC_BCLK_MASTER; | |
227 | break; | |
228 | case SND_SOC_DAIFMT_CBM_CFS: /* codec clk master & frame slave */ | |
d6bdc0f7 BS |
229 | adc_reg2 &= ~AD193X_ADC_LCR_MASTER; |
230 | adc_reg2 |= AD193X_ADC_BCLK_MASTER; | |
a1533d94 BS |
231 | dac_reg &= ~AD193X_DAC_LCR_MASTER; |
232 | dac_reg |= AD193X_DAC_BCLK_MASTER; | |
233 | break; | |
234 | case SND_SOC_DAIFMT_CBS_CFS: /* codec clk & frm slave */ | |
d6bdc0f7 BS |
235 | adc_reg2 &= ~AD193X_ADC_LCR_MASTER; |
236 | adc_reg2 &= ~AD193X_ADC_BCLK_MASTER; | |
a1533d94 BS |
237 | dac_reg &= ~AD193X_DAC_LCR_MASTER; |
238 | dac_reg &= ~AD193X_DAC_BCLK_MASTER; | |
239 | break; | |
240 | default: | |
241 | return -EINVAL; | |
242 | } | |
243 | ||
d6bdc0f7 BS |
244 | snd_soc_write(codec, AD193X_ADC_CTRL1, adc_reg1); |
245 | snd_soc_write(codec, AD193X_ADC_CTRL2, adc_reg2); | |
a1533d94 BS |
246 | snd_soc_write(codec, AD193X_DAC_CTRL1, dac_reg); |
247 | ||
248 | return 0; | |
249 | } | |
250 | ||
fab90aa4 BS |
251 | static int ad193x_set_dai_sysclk(struct snd_soc_dai *codec_dai, |
252 | int clk_id, unsigned int freq, int dir) | |
253 | { | |
254 | struct snd_soc_codec *codec = codec_dai->codec; | |
255 | struct ad193x_priv *ad193x = snd_soc_codec_get_drvdata(codec); | |
256 | switch (freq) { | |
257 | case 12288000: | |
258 | case 18432000: | |
259 | case 24576000: | |
260 | case 36864000: | |
261 | ad193x->sysclk = freq; | |
262 | return 0; | |
263 | } | |
264 | return -EINVAL; | |
265 | } | |
266 | ||
a1533d94 BS |
267 | static int ad193x_hw_params(struct snd_pcm_substream *substream, |
268 | struct snd_pcm_hw_params *params, | |
269 | struct snd_soc_dai *dai) | |
270 | { | |
fab90aa4 | 271 | int word_len = 0, reg = 0, master_rate = 0; |
a1533d94 BS |
272 | |
273 | struct snd_soc_pcm_runtime *rtd = substream->private_data; | |
f0fba2ad | 274 | struct snd_soc_codec *codec = rtd->codec; |
fab90aa4 | 275 | struct ad193x_priv *ad193x = snd_soc_codec_get_drvdata(codec); |
a1533d94 BS |
276 | |
277 | /* bit size */ | |
278 | switch (params_format(params)) { | |
279 | case SNDRV_PCM_FORMAT_S16_LE: | |
280 | word_len = 3; | |
281 | break; | |
282 | case SNDRV_PCM_FORMAT_S20_3LE: | |
283 | word_len = 1; | |
284 | break; | |
285 | case SNDRV_PCM_FORMAT_S24_LE: | |
286 | case SNDRV_PCM_FORMAT_S32_LE: | |
287 | word_len = 0; | |
288 | break; | |
289 | } | |
290 | ||
fab90aa4 BS |
291 | switch (ad193x->sysclk) { |
292 | case 12288000: | |
293 | master_rate = AD193X_PLL_INPUT_256; | |
294 | break; | |
295 | case 18432000: | |
296 | master_rate = AD193X_PLL_INPUT_384; | |
297 | break; | |
298 | case 24576000: | |
299 | master_rate = AD193X_PLL_INPUT_512; | |
300 | break; | |
301 | case 36864000: | |
302 | master_rate = AD193X_PLL_INPUT_768; | |
303 | break; | |
304 | } | |
305 | ||
306 | reg = snd_soc_read(codec, AD193X_PLL_CLK_CTRL0); | |
307 | reg = (reg & AD193X_PLL_INPUT_MASK) | master_rate; | |
308 | snd_soc_write(codec, AD193X_PLL_CLK_CTRL0, reg); | |
309 | ||
a1533d94 BS |
310 | reg = snd_soc_read(codec, AD193X_DAC_CTRL2); |
311 | reg = (reg & (~AD193X_DAC_WORD_LEN_MASK)) | word_len; | |
312 | snd_soc_write(codec, AD193X_DAC_CTRL2, reg); | |
313 | ||
314 | reg = snd_soc_read(codec, AD193X_ADC_CTRL1); | |
315 | reg = (reg & (~AD193X_ADC_WORD_LEN_MASK)) | word_len; | |
316 | snd_soc_write(codec, AD193X_ADC_CTRL1, reg); | |
317 | ||
318 | return 0; | |
319 | } | |
320 | ||
9dd7b79a BS |
321 | static struct snd_soc_dai_ops ad193x_dai_ops = { |
322 | .hw_params = ad193x_hw_params, | |
323 | .digital_mute = ad193x_mute, | |
324 | .set_tdm_slot = ad193x_set_tdm_slot, | |
fab90aa4 | 325 | .set_sysclk = ad193x_set_dai_sysclk, |
9dd7b79a BS |
326 | .set_fmt = ad193x_set_dai_fmt, |
327 | }; | |
328 | ||
329 | /* codec DAI instance */ | |
f0fba2ad LG |
330 | static struct snd_soc_dai_driver ad193x_dai = { |
331 | .name = "ad193x-hifi", | |
9dd7b79a BS |
332 | .playback = { |
333 | .stream_name = "Playback", | |
334 | .channels_min = 2, | |
335 | .channels_max = 8, | |
336 | .rates = SNDRV_PCM_RATE_48000, | |
337 | .formats = SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S16_LE | | |
338 | SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE, | |
339 | }, | |
340 | .capture = { | |
341 | .stream_name = "Capture", | |
342 | .channels_min = 2, | |
343 | .channels_max = 4, | |
344 | .rates = SNDRV_PCM_RATE_48000, | |
345 | .formats = SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S16_LE | | |
346 | SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE, | |
347 | }, | |
348 | .ops = &ad193x_dai_ops, | |
349 | }; | |
9dd7b79a | 350 | |
f0fba2ad | 351 | static int ad193x_probe(struct snd_soc_codec *codec) |
a1533d94 | 352 | { |
f0fba2ad | 353 | struct ad193x_priv *ad193x = snd_soc_codec_get_drvdata(codec); |
ce6120cc | 354 | struct snd_soc_dapm_context *dapm = &codec->dapm; |
f0fba2ad | 355 | int ret; |
a1533d94 | 356 | |
f0fba2ad LG |
357 | codec->control_data = ad193x->control_data; |
358 | if (ad193x->bus_type == SND_SOC_I2C) | |
359 | ret = snd_soc_codec_set_cache_io(codec, 8, 8, ad193x->bus_type); | |
360 | else | |
361 | ret = snd_soc_codec_set_cache_io(codec, 16, 8, ad193x->bus_type); | |
362 | if (ret < 0) { | |
363 | dev_err(codec->dev, "failed to set cache I/O: %d\n", | |
364 | ret); | |
f0fba2ad | 365 | return ret; |
a1533d94 BS |
366 | } |
367 | ||
f0fba2ad | 368 | /* default setting for ad193x */ |
a1533d94 | 369 | |
f0fba2ad LG |
370 | /* unmute dac channels */ |
371 | snd_soc_write(codec, AD193X_DAC_CHNL_MUTE, 0x0); | |
372 | /* de-emphasis: 48kHz, powedown dac */ | |
373 | snd_soc_write(codec, AD193X_DAC_CTRL2, 0x1A); | |
374 | /* powerdown dac, dac in tdm mode */ | |
375 | snd_soc_write(codec, AD193X_DAC_CTRL0, 0x41); | |
376 | /* high-pass filter enable */ | |
377 | snd_soc_write(codec, AD193X_ADC_CTRL0, 0x3); | |
378 | /* sata delay=1, adc aux mode */ | |
379 | snd_soc_write(codec, AD193X_ADC_CTRL1, 0x43); | |
380 | /* pll input: mclki/xi */ | |
381 | snd_soc_write(codec, AD193X_PLL_CLK_CTRL0, 0x99); /* mclk=24.576Mhz: 0x9D; mclk=12.288Mhz: 0x99 */ | |
382 | snd_soc_write(codec, AD193X_PLL_CLK_CTRL1, 0x04); | |
a1533d94 BS |
383 | |
384 | snd_soc_add_controls(codec, ad193x_snd_controls, | |
385 | ARRAY_SIZE(ad193x_snd_controls)); | |
ce6120cc | 386 | snd_soc_dapm_new_controls(dapm, ad193x_dapm_widgets, |
a1533d94 | 387 | ARRAY_SIZE(ad193x_dapm_widgets)); |
ce6120cc | 388 | snd_soc_dapm_add_routes(dapm, audio_paths, ARRAY_SIZE(audio_paths)); |
a1533d94 | 389 | |
a1533d94 BS |
390 | return ret; |
391 | } | |
392 | ||
f0fba2ad | 393 | static struct snd_soc_codec_driver soc_codec_dev_ad193x = { |
a1533d94 | 394 | .probe = ad193x_probe, |
f0fba2ad LG |
395 | .reg_cache_default = ad193x_reg, |
396 | .reg_cache_size = AD193X_NUM_REGS, | |
397 | .reg_word_size = sizeof(u16), | |
a1533d94 | 398 | }; |
a1533d94 BS |
399 | |
400 | #if defined(CONFIG_SPI_MASTER) | |
401 | static int __devinit ad193x_spi_probe(struct spi_device *spi) | |
402 | { | |
f0fba2ad LG |
403 | struct ad193x_priv *ad193x; |
404 | int ret; | |
405 | ||
406 | ad193x = kzalloc(sizeof(struct ad193x_priv), GFP_KERNEL); | |
407 | if (ad193x == NULL) | |
408 | return -ENOMEM; | |
409 | ||
410 | spi_set_drvdata(spi, ad193x); | |
411 | ad193x->control_data = spi; | |
412 | ad193x->bus_type = SND_SOC_SPI; | |
413 | ||
414 | ret = snd_soc_register_codec(&spi->dev, | |
415 | &soc_codec_dev_ad193x, &ad193x_dai, 1); | |
416 | if (ret < 0) | |
417 | kfree(ad193x); | |
418 | return ret; | |
a1533d94 BS |
419 | } |
420 | ||
421 | static int __devexit ad193x_spi_remove(struct spi_device *spi) | |
422 | { | |
f0fba2ad LG |
423 | snd_soc_unregister_codec(&spi->dev); |
424 | kfree(spi_get_drvdata(spi)); | |
425 | return 0; | |
a1533d94 BS |
426 | } |
427 | ||
428 | static struct spi_driver ad193x_spi_driver = { | |
429 | .driver = { | |
f0fba2ad | 430 | .name = "ad193x-codec", |
a1533d94 BS |
431 | .owner = THIS_MODULE, |
432 | }, | |
433 | .probe = ad193x_spi_probe, | |
434 | .remove = __devexit_p(ad193x_spi_remove), | |
435 | }; | |
436 | #endif | |
437 | ||
438 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) | |
439 | static const struct i2c_device_id ad193x_id[] = { | |
440 | { "ad1936", 0 }, | |
441 | { "ad1937", 0 }, | |
442 | { } | |
443 | }; | |
444 | MODULE_DEVICE_TABLE(i2c, ad193x_id); | |
445 | ||
446 | static int __devinit ad193x_i2c_probe(struct i2c_client *client, | |
447 | const struct i2c_device_id *id) | |
448 | { | |
f0fba2ad LG |
449 | struct ad193x_priv *ad193x; |
450 | int ret; | |
451 | ||
452 | ad193x = kzalloc(sizeof(struct ad193x_priv), GFP_KERNEL); | |
453 | if (ad193x == NULL) | |
454 | return -ENOMEM; | |
455 | ||
456 | i2c_set_clientdata(client, ad193x); | |
457 | ad193x->control_data = client; | |
458 | ad193x->bus_type = SND_SOC_I2C; | |
459 | ||
460 | ret = snd_soc_register_codec(&client->dev, | |
461 | &soc_codec_dev_ad193x, &ad193x_dai, 1); | |
462 | if (ret < 0) | |
463 | kfree(ad193x); | |
464 | return ret; | |
a1533d94 BS |
465 | } |
466 | ||
467 | static int __devexit ad193x_i2c_remove(struct i2c_client *client) | |
468 | { | |
f0fba2ad LG |
469 | snd_soc_unregister_codec(&client->dev); |
470 | kfree(i2c_get_clientdata(client)); | |
471 | return 0; | |
a1533d94 BS |
472 | } |
473 | ||
474 | static struct i2c_driver ad193x_i2c_driver = { | |
475 | .driver = { | |
f0fba2ad | 476 | .name = "ad193x-codec", |
a1533d94 BS |
477 | }, |
478 | .probe = ad193x_i2c_probe, | |
479 | .remove = __devexit_p(ad193x_i2c_remove), | |
480 | .id_table = ad193x_id, | |
481 | }; | |
482 | #endif | |
483 | ||
484 | static int __init ad193x_modinit(void) | |
485 | { | |
486 | int ret; | |
487 | ||
488 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) | |
489 | ret = i2c_add_driver(&ad193x_i2c_driver); | |
490 | if (ret != 0) { | |
491 | printk(KERN_ERR "Failed to register AD193X I2C driver: %d\n", | |
492 | ret); | |
493 | } | |
494 | #endif | |
495 | ||
496 | #if defined(CONFIG_SPI_MASTER) | |
497 | ret = spi_register_driver(&ad193x_spi_driver); | |
498 | if (ret != 0) { | |
499 | printk(KERN_ERR "Failed to register AD193X SPI driver: %d\n", | |
500 | ret); | |
501 | } | |
502 | #endif | |
503 | return ret; | |
504 | } | |
505 | module_init(ad193x_modinit); | |
506 | ||
507 | static void __exit ad193x_modexit(void) | |
508 | { | |
509 | #if defined(CONFIG_SPI_MASTER) | |
510 | spi_unregister_driver(&ad193x_spi_driver); | |
511 | #endif | |
512 | ||
513 | #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE) | |
514 | i2c_del_driver(&ad193x_i2c_driver); | |
515 | #endif | |
516 | } | |
517 | module_exit(ad193x_modexit); | |
518 | ||
519 | MODULE_DESCRIPTION("ASoC ad193x driver"); | |
520 | MODULE_AUTHOR("Barry Song <21cnbao@gmail.com>"); | |
521 | MODULE_LICENSE("GPL"); |